Journal of Telecommunications and Information Technology, 2009, nr 4 by unknown

Preface
Despite the fact that a range of limitations are beginning to appear as CMOS technology
is being raised to ever higher levels of perfection, it is anticipated that silicon will be the
dominant material of the semiconductor industry for at least the first half of the 21st cen-
tury. The forecast for microelectronics development updated in 2008 by SIA (Semiconductor
Industry Association) reaches ahead to the years 2016–2022. Unfortunately, a comparison
with former SIA forecasts indicates that in certain aspects they become less aggressive (that
is less optimistic) with time.
While the development of silicon microelectronics in the past could be attributed mostly
to the reduction of the feature size (progress in lithography), today it relies more on new
material (SOI, SON, SiGe or SiC) and architecture (ultra-thin body, double-gate, multiple-
gate) solutions. The combination of this trend with continuous miniaturization provides the
opportunity of improving IC functionality and speed of operation.
Telecommunications and information technology are arguably the most powerful drivers
behind microelectronics product development nowadays. Plenty of new applications are
being for fast analog and RF circuits, as well as for information processing ones. It is clear
that with the anticipated peak fmax = 425 GHz and fT = 395 GHz to be reached by RF SiGe-
base bipolar transistors in 2014, according to the 2008 update of ITRS, a lot of effort must be
put into the development of appropriate material, processing, characterization and modeling.
While progress in the bipolar technology is impressive, the increase of MOSFET speed is
even more so. The same issue of ITRS predicts on-chip clock of ∼ 14 GHz for 2022.
High-speed isn’t, however, everything. Portable wireless products push, for obvious rea-
sons, for low-power solutions. This trend requires new architectural solutions (e.g., channel
thinning), and in consequence, new material, such as SOI (or its possible successor SON –
silicon-on-nothing), where current driveability is considerably higher than in conventional
MOSFETs.
In this issue the Reader will find papers devoted to RF operation of SOI technology, device
concepts, numerical analysis of device and circuit parameter variation, fabrication, process
simulation, sensors and characterization.
The ongoing increase of operating frequencies applies to satellite communication systems,
too, where millimeter band use is expected soon. This raises the issue of adverse propagation
phenomena, in particular weather-dependent atmospheric attenuation. As this attenuation
rises with frequency, it must be mitigated with proper satellite and antenna design.
Effective use of limited pool of radio frequencies requires proper spectrum management;
relevant activities are largely carried out within ITU. The existing spectrum management
arrangements are criticized as inefficient in many respects, and several proposals for im-
provements are presented, taking into account recent advances in technology.
Broadband wireless systems like WiMAX face the problem of limited radio spectrum in
a particularly acute way. Spectrum efficiency and system capacity can be improved by
dynamic resource management in so called flexible radios, allowing optimized use of limited
channel capacities and computing resources. Flexible radio architecture must also deal with
interactive use of spectrum by multiple applications, while meeting stringent quality of service
(QoS) requirements. The key solution is a software defined radio with embedded intelligence,
able to sense the current environment defined as spectrum occupancy, interference, etc., and
adapt to it, to ensure the best performance possible with variable spectrum constraints.
A cognitive radio with human-like intelligence is required, working in environment whose
parameters are not known a priori and can rapidly change. The mathematical foundations
for such devices include Bayesian probability theory, maximum entropy principle, etc., to
optimize signal sensing and use of multiple antennae.
Advanced as it is, current RF technology fails to deliver coherent, high power CW terahertz
radiation, however. As the need to utilize THz frequencies in communications, medicine,
security, inspection, etc., grows, the intersubband-based quantum cascade laser may become
the source of choice. Before such devices become practical, they must be engineered to work
without cryogenic cooling required today.
The quality of multimedia service as perceived by the user of a next generation network
(NGN) can be greatly affected by the performance of signaling system during connection
setup phase, in particular by delays incurred when heterogenous multi-domain network pro-
vides the service. The impact of signaling system performance on user quality of experience
(QoE) has been analyzed, with focus on the signaling system and procedures defined within
the EuQoS project.
The next paper in this issue deals with the recommendations and regulations regarding the
pan-European eCall programme. This is a road safety improvement effort aimed to reduce the
current number of road fatalities of over 40,000 a year, providing a standardized in-vehicle
emergency call service, with automated feed of accident location and other information to
relevant public safety answering point (PSAP). Besides right technology, effective solution
needs a harmonized pan-European regulatory framework.
Secure identification of user is of critical importance to many services, as ID theft and
other security treats increase. Digital signatures are often user ID-based: user’s e-mail,
phone number, etc., serves as a public key. Unfortunately, the analysis presented shows
such architectures can provide only medium level of security, albeit some improvements are
possible.
We hope the Readers will find this issue of the Journal of Telecommunications and Infor-
mation Technology useful and interesting.
Andrzej Jakubowski
Lidia Łukasiak
Guest Editors
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Abstract— This last decade silicon-on-insulator (SOI) MOS-
FET technology has demonstrated its potentialities for high
frequency (reaching cutoff frequencies close to 500 GHz for
n-MOSFETs) and for harsh environments (high temperature,
radiation) commercial applications. For RF and system-on-
chip applications, SOI also presents the major advantage of
providing high resistivity substrate capabilities, leading to sub-
stantially reduced substrate losses. Substrate resistivity values
higher than 1 kΩ cm can easily be achieved and high resistivity
silicon (HRS) is commonly foreseen as a promising substrate
for radio frequency integrated circuits (RFIC) and mixed sig-
nal applications. In this paper, based on several experimental
and simulation results the interest, limitations but also pos-
sible future improvements of the SOI MOS technology are
presented.
Keywords— crosstalk, high resistivity silicon substrate, MOS-
FET, nonlinearities, silicon-on-insulator, wideband characteri-
zation.
1. Introduction
The semiconductor technology has been progressing enor-
mously these last decades, such evolution has been driven
by the continuous look for the increase of the operation
speed and the integration density of complex digital cir-
cuits [1]. In the early 70’s a scaling-down procedure of
the transistor dimensions established by Dennard and co-
workers [2] was proposed to pave the way to reaching both
objectives. From those days to now, the keystone of the
semiconductor industry has been the optimization of this
scaling-down procedure.
The communication industry has always been a very chal-
lenging and profitable market for the semiconductor com-
panies. The new communication systems are today very de-
manding; high frequency, high degree of integration, multi-
standards, low power consumption, and they have to present
good performance even under harsh environment such as
high temperature, radiation, etc. The integration and power
consumption reduction of the digital part will further im-
prove with the continued downscaling of technologies. The
bottleneck for further advancement is the analog front-end.
Present-day transceivers often consist of three or four chip-
set solutions combined with several external components.
A reduction of the external components is essential to ob-
tain lower cost, power consumption and weight, but it will
lead to a fundamental change in the design of analog front-
end architectures. The analog front-end requires a high
performance technology, like GaAs or silicon bipolar, with
devices that can easily achieve operating frequencies in
the GHz range. For the digital signal processor a small
device feature size is essential for the implementation of
complex algorithms. Therefore, it appears that only the
best submicron CMOS technologies could provide a fea-
sible and cost-effective integration of the communication
systems.
This last decade metal oxide semiconductor (MOS) tran-
sistors have reached amazingly high operation speed and
the semiconductor community has started to notice the ra-
dio frequency (RF) possibilities of such mainstream de-
vices. Silicon-on-insulator (SOI) MOSFET technology has
demonstrated its potentialities for high frequency (reaching
cutoff frequencies close to 500 GHz for n-MOSFETs [3])
and for harsh environments (high temperature, radiations)
commercial applications.
From its early development phase till recent years, SOI has
grown from a mere scientific curiosity into a mature tech-
nology. Partially depleted (PD) SOI is now massively serv-
ing the 45-nm digital market where it is seen as a low cost –
low power alternative to bulk silicon. Fully depleted (FD)
devices are also widely spread as they outperform exist-
ing semiconductor technologies for extremely low power
analog applications [4].
For RF and system-on-chip applications, SOI also presents
the major advantage of providing high resistivity sub-
strate capabilities, leading to substantially reduced substrate
losses. Substrate resistivity values higher than 1 kΩcm can
easily be achieved and high resistivity silicon (HRS) is
commonly foreseen as a promising substrate for radio fre-
quency integrated circuits (RFIC) and mixed signal appli-
cations [5].
In this paper, based on several experimental and simula-
tion results the interest, limitations but also possible fu-
ture improvements of the SOI MOSFET technology for mi-
crowaves and millimeter-waves applications are presented.
2. State of the Art RF Performance
Since the invention of the bipolar transistor in 1947, the
operating frequencies of integrated transistors have been
improved every year. In 1958, a cut-off frequency above
1 GHz is reached with a germanium bipolar transistor [6].
Since that date, several integrated technologies have been
investigated and improved to further increase the operating
frequency of transistors. In 1965, a GaAs metal semicon-
ductor field effect transistor (MESFET) appears in the liter-
ature [7]. In 1973, a maximum oscillation frequency ( fmax)
of 100 GHz is measured for a FET [8]. In 1980, a new
architecture of field effect transistor with high electron mo-
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bility (HEMT) is proposed and fabricated [9]. In 1995,
a cutoff frequency fmax higher than 500 GHz is extrapolated
for a HEMT [10]. In 2000, the limit of 1 THz is reached
with III-V heterostructure bipolar transistor (HBT) [11] and
even overpassed by HEMT in 2007 [12].
It is only in 1996, thanks to the successful downscaling
of the silicon MOSFET gate, that cutoff frequencies higher
than 200 GHz are presented [13]. Since that date, the inter-
est in MOSFETs for low voltage, low power, high integra-
tion mixed-mode ICs (digital and analog parts on the same
chip) in the field of microwaves and millimeter-waves ap-
plications has been constantly growing. MOSFET is a well-
known, well-controlled and mature technology, as well as
cost effective, which makes it the key technology for mass
production.
Nowadays, thanks to the introduction of mobility booster
such as strained silicon channel, cutoff frequencies
close to 500 GHz and 350 GHz are achieved, respec-
tively, for n- and p-MOSFETs [3] with the channel length
of 30 nm.
Fig. 1. State of the art current gain cutoff frequency as a function
of gate length for unstrained and strained Si and SOI NMOSFETs.
Figure 1 presents the state of the art current gain cutoff
frequency ( fT ) for n-type MOSFETs as a function of gate
length. In that graph, the continuous line represents the
prediction from the International Technology Roadmap for
Semiconductors (ITRS) published in 2006 [14]. Despite
the poor carrier mobility of electrons in silicon compared
to III-V materials, silicon MOSFET can be considered as
a competitive technology for high frequency applications.
It is worth to notice that strained channel silicon MOS-
FETs even overcome the ITRS roadmap values which gives
quite good prospects for silicon technology still for certainly
more than 15 years from now on.
3. Main Limiting Factors
Historically, device scaling remains the primary method
by which the semiconductor industry has improved pro-
ductivity and performance. From the 100-nm technology
node, CMOS technologies have been facing many grand
technological challenges. In this context, the most critical
issue consists in the so-called short-channel effects (SCE).
Fig. 2. Small-signal lumped equivalent circuit of MOSFET.
These parasitic effects tend to degrade the subthreshold
characteristic, increase the leakage current and lead to a de-
pendence of threshold voltage with respect to the channel
length. Those static SCE have been reported theoretically
and experimentally in the literature and solutions have been
proposed. However, only a few publications have analyzed
the limitation or degradation of high frequency characteris-
tics versus the downscaling of the channel length. Consid-
ering a classical small-signal equivalent circuit for MOS-
FET as presented in Fig. 2, we can define the cutoff fre-
quencies fc, fT and fmax representing the intrinsic (related
to the useful MOSFET effect), the current gain and the
available power gain cutoff frequencies, by expressions (1)
to (3), respectively:
fc = gm2pi Cgs , (1)
fT ≈ fc(
1 + CgdCgs
)
+
(
Rs + Rd
)(Cgd
Cgs
(
gm + gd
)
+ gd
) , (2)
fmax ≈ fc
2
(
1 + CgdCgs
)√
gd
(
Rg + Rs
)
+
1
2
Cgd
Cgs
(
Rsgm +
Cgd
Cgs
) , (3)
where: gm – the gate transconductance, gd – the ouput
conductance, Cgs, Cgd and Cds – the gate-to-source, gate-
to-drain, and drain-to-source capacitances, respectively,
Rg, Rd and Rs – the gate, drain and source access resis-
tances, respectively.
Figure 3 represents a schematic cross-section of a classi-
cal silicon MOSFET where the different components of
parasitic source and drain resistances and capacitances are
illustrated.
The intrinsic cutoff frequency, fc, measures the intrinsic
ability of a field effect transistor (FET) to amplify high
frequency signals. As reported in [15], the fc values are
a factor of 1.5 to 2 higher for HEMTs than for silicon
MOSFETs with comparable gate length, and this is mainly
explained by the respective dynamic properties of the two
types of semiconductors (difference of gm which is directly
proportional to the carrier mobility). In order to enhance
4
SOI Technology: An Opportunity for RF Designers?
Fig. 3. Schematic cross-section of a Si MOSFET illustrating the
different access resistances to the channel and the surrounding
overlap and fringing capacitances.
the carrier mobility in silicon channel and then to improve
the current drive and high frequency characteristics [3] of
MOSFETs, strained n- and p-MOSFETs have been investi-
gated these last years. Beside the carrier mobility difference
between Si and III-V materials, it has been demonstrated
that the fmax/ fT ratio is lower in the case of Si devices.
As explained in [15], besides the well-know degradation
of high frequency characteristics due to access resistances
(Rg, Rd and Rs), the decrease of the ratios gm/gd and
Cgs/Cgd in CMOS technology strongly contributes to the
limiting improvement of fT and fmax with the transistor
channel length skrinkage. The increase of the output con-
ductance, gd , with the reduction of gate channel length is
one of the well-known short channel effects of FET devices.
The degradation of the ratio Cgs/Cgd means a loss of chan-
nel charge control by the gate and an increase of the direct
coupling capacitance between gate (input) and drain (out-
put) terminals. The self-aligned source and drain regions,
one of the main advantages of MOSFET structure, are also
a reason for the increase of parasitic capacitances between
source and gate and more importantly drain and gate. As
demonstrated in [15], from extraction results the Cgs/Cgd
ratio is equal to 7.8 for the HEMT and only to 1.5–1.6 in
the case of a MOSFET with 90 nm gate length.
It is therefore obvious that the optimization of these internal
parameters will be crucial in order to further improve cutoff
frequencies of ultra deep submicron MOSFETs. The im-
pact of lightly doped drain (LDD) dose and energy implant
as well as annealing temperature and time on Cgs/Cgd ratio,
gm and gd and then on fmax has been investigated in [16].
The results demonstrate that LDD implant can indeed be
considered as an optimization parameter for improving fmax
and especially the ratio Gass/NFmin (Gass and NFmin being
the associated power gain and the minimum RF noise fig-
ure, respectively), which is the most important figure of
merit for low noise microwave applications. However, the
optimization window is quite narrow and it seems diffi-
cult for a given technological node to get higher Cgs/Cgd
and gm/gd ratios than 2 and 6, respectively, for a classical
sub-100-nm gate length MOSFET structure. It is the main
reason why fmax is almost equal to fT in the case of MOS-
FETs and not 1.5 to 2 times higher as in the case of HEMTs
with similar gate length and characterized by Cgs/Cgd and
gm/gd ratios of 8 and 20, respectively.
In order to further improve the microwave performance of
deep submicrometer MOSFETs, it seems crucial to keep
the parasitic resistances and capacitances as low as pos-
sible, as predicted by ITRS and shown in Fig. 4 and to
consider alternative MOS structures for which the Cgs/Cgd
and gm/gd ratios (analog SCE) are improved.
Fig. 4. Parasitic capacitances and source, and drain resistances
as a function of the gate length published in ITRS’06 [12].
Several technological options have been presented in the
litterature those last years to push further the digital and
analog performance limits of single gate Si MOSFETs such
as:
• Move from bulk Si MOSFETs to partially de-
pleted [17] or fully depleted [18] SOI MOSFETs to
enhance the gate electrostatic control on the channel
carriers and thus minimize the SCE. Nowadays, ultra
thin body (UTB) MOSFET in SOI technology with
a silicon body thickness less that 10 nm has been pro-
posed [19], [20]. Thanks to the buried oxide layer
(BOX) underneath the SOI transistors, their junction
capacitances (noted Junction capacitance in Fig. 3)
to the Si substrate are drastically reduced.
• Strained MOSFETs have been largely investigated
lately to improve the carrier mobility. The mechani-
cal stress in the channel orginates from specific pro-
cess steps [21] added into the classical CMOS pro-
cess flow. Nowadays, strained SOI wafers are pro-
duced as well for which the top silicon layer is under
a certain level of stress [22], [23].
• Low Schottky barrier contacts [24]–[28] are fore-
seen as a very interesting candidate to lower the
source/drain contact resistances, to form abrupt junc-
tions (no overlap), and drastically reduce the thermal
budget for CMOS process.
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• Metal gate allows to get rid of loss of electrostatic
gate control related to the polysilicon gate depletion
[29], [30], as well as to reduce the gate sheet resis-
tance.
• Low-k and air gap [31], [32] should be introduced to
reduce fringing capacitances between gate-to-source
and gate-to-drain electrodes.
• SOI wafers with thin BOX have been proposed these
last years to reduce SCE (for instance, DIBL) but also
to lower self-heating issues [19], [20], [33], [34].
• High resistivity silicon substrate has demonstrated su-
perior characteristics for the integration of high qual-
ity passive elements such as transmission lines [35],
inductors [36], etc., as well as for reduction of the
crosstalk between circuit blocks integrated on the
same silicon chip [5].
This last point will be developed in detail in Section 5.
Figure 5 schematically presents the cross-section of what
we can call an ultimate single gate MOSFET basically in-
cluding the technological options listed above. Unstrained
p-type MOSFET including a metal gate and low Schottky
barrier source and drain contacts has been built and char-
Fig. 5. Schematic cross-section view of an optimized single fully
depleted SOI MOSFET.
Fig. 6. Current gain as a function of frequency for a 30 nm
p-type segregated PtSi Schottky barrier MOSFET.
acterized over a wide frequency band in [27]. The device
architecture features a 20 nm thick SOI channel, a 2.4 nm
SiO2 gate oxide, a metallic tungsten gate and 15 nm-wide
SiN spacers. The integration of a low Schottky barrier
silicide (PtSi) coupled to boron segregation demonstrates
a 50% improvement on the current drive accompanied by
reinforced immunity against SCE when compared to the
dopant-free approach. This constitutes the first implemen-
tation of a dopant segregated band-edge silicide obtained by
implant-to-silicide (ITS) and activated at low temperature
(500°C). The RF characterization unveils a unity current
gain cut-off frequency fT of 180 GHz for a 30 nm gate
long device as shown in Fig. 6. This constitutes the best
result reported in literature [37] for unstrained channel fully
depleted SOI p-MOSFETs.
Multiple gate MOSFETs are often cited as the ultimate
MOS devices to reduce the SCE. The analog and RF per-
formances of FinFETs are presented in the following sec-
tion.
4. RF Performance of a Multigate
MOSFET: FinFET
To reduce the SCE in nanometer scale MOSFETs, multiple-
gate architectures emerge as one of the most promis-
ing novel device structures, thanks to the simultaneous
control of the channel by more than one gate. The
idea of the double-gate (DG) MOSFET was first intro-
duced by J.-P. Colinge [38]. Starting by the FinFET [39],
other multiple-gate SOI MOSFETs have been introduced
since [40] such as triple-gate (TG), FinFET, pi-gate (PG),
quadruple-gate (QG), omega-gate (Ω-G), etc. Many works
have investigated and demonstrated the great potential of
multiple-gate devices to comply with the Ion/Io f f require-
ments of the ITRS for logic operation [40], [41].
Fig. 7. Schematic top view of a FinFET composed of 10 fins (up-
per) and SG MOSFET (lower) occupying the same active silicon
foot print.
Indeed, FinFETs are known to be promising devices for
high density digital applications in the sub-65 nm nodes
due to their high immunity to short channel effects and their
excellent compatibility with planar CMOS process. Most
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Fig. 8. DC and RF characteristics of 60 nm gate length FinFET for various fin widths (Wf in): (a) transfer characteristic in log scale;
(b) extracted access resistances; (c) transfer characteristic in linear scale and gate transconductance; (d) current gain and maximum
available power gain versus frequency.
Fig. 9. Extracted intrinsic ( fTi) and extrinsic ( fTe) current gain
cutoff frequencies for a SG MOSFET and FinFET as a function
of the channel length.
of the investigations performed on FinFETs have focused
on their technological aspects and perspectives for digital
applications [42], [43], while only a few have assessed their
analog figures of merit [44], [45]. In this section, the RF
performance of FinFETs with various geometries is pre-
sented.
FinFETs are fabricated on a SOI wafer with 60 nm Si film
on 145 nm of buried oxide, with < 100 > and < 110 > Si
planes for top and lateral channels, respectively. The silicon
active area is patterned using 193 nm lithography with ag-
gressive resist and oxide hard mask trimming to define nar-
row silicon fins. A hydrogen anneal and a sidewall oxida-
tion are used for surface smoothening and corner rounding.
The fin patterning resulted in a fin height (H f in) of 60 nm,
fin width (Wf in) of 22, 32 and 42 nm, and fin spacing (S f in)
of 328 nm. The gate stack consisting of a plasma nitrided
oxide with equivalent oxide thickness equal to 1.8 nm, as
measured on planar devices, and 100 nm polysilicon is de-
posited. Gate lengths (Lg) of 40, 60 and 120 nm are fab-
ricated. High angle As/BF2 extensions are then implanted
and a 40 nm-thick selective epitaxial growth (SEG) is per-
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Fig. 10. Analysis of the relative impact of each lumped extrinsic parameters on (a) the current gain cutoff frequency ( fT ) and on (b) the
maximum available gain cutoff frequency ( fmax) for a 60 nm long FinFET.
formed on the source and drain regions. After the heavily
doped drain (HDD) implantations and rapid thermal an-
nealing (RTA), NiSi is used as silicide and only one metal
level is deposited.
The DC and RF analyses are performed on RF FinFETs
(Fig. 7) composed of 50 gate fingers (N f inger) control-
ing 6 fins (N f in) each. As shown in Fig. 8(a) the 60 nm
technology investigated here outlines a good control over
SCE, with a subthreshold slope (S) close to 73.5 mV/dec.
This value is even closer to ideal for Lg = 120 nm (S =
62.9 mV/dec). Data in Fig. 8 are normalized by consid-
ering the total gate width Wtot = N f ingerN f in(Wf in +2H f in).
No threshold voltage (VT ) roll off was observed with respect
to Lg(VT ∼ 260 mV) and only small VT variations (within
30 mV) are recorded as a function of Wf in. As expected,
the devices also exhibit reduced SCE as the fin width is
reduced. This is shown in Fig. 8(a), which indicates lower
S values for narrower fins. However, reducing Wf in is also
expected to increase the source (Rs) and drain (Rd) resis-
tance [46], as shown in Fig. 8(b), which leads to a reduction
of the normalized drain current as well as the effective gate
transconductance (Fig. 8(c)).
The S-parameters of the devices are measured with
a 110 GHz VNA from Agilent. An open-short de-
embedding step is performed to remove the parasitics as-
sociated with the access pads. The current gain (|H21|) as
a function of frequency which yields the device transition
frequency ( fT ) is presented in Fig. 8(d) for FinFETs with
different fin widths. Unfortunately, we can observe a re-
duction of the cutoff frequency with the shrinkage of Wf in.
This degradation is mainly related to the increase of the
source and drain resistances with the thinning down of the
fin width (Fig. 8(b)).
The DC and RF performances of planar MOSFETs with
similar dimensions (Fig. 7) have been measured for com-
parison purposes. Figure 9 presents the extracted RF cut-
off frequencies of planar and FinFET devices as a function
of channel length. The so-called intrinsic ( fTi) and ex-
trinsic ( fTe) cutoff frequencies stand, respectively, for the
current gain cutoff frequency related to only the intrinsic
lumped parameter elements (gm, gd , Cgsi and Cgdi) and the
complete small-signal equivalent circuit presented in Fig. 2
(including the parasitic capacitances, Cgse and Cgde, as well
as the accesss resistances Rs, Rd , and Rg). It is quite in-
teresting to see that both devices present similar intrinsic
cutoff frequencies (around 400 GHz for a channel length
of 60 nm) but the extrinsic cutoff frequency, fTe, of Fin-
FET (90 GHz) is nearly twice lower than that of the planar
MOSFET (180 GHz). A possible explanation for the latter
effect might be the more relevant impact of extrinsic ca-
pacitances and resistances in the case of short gate length
FinFETs.
Based on a wideband analysis, the lumped small-signal
equivalent circuit parameters (Fig. 2) are extracted from
the measured S-parameters according to the methods de-
scribed in [47] and [48]. Figure 10 shows the relative
impact of each parasitic parameter on the current gain
( fT in Fig. 10(a)) and maximum available power gain
( fmax, Fig. 10(b)) cutoff frequencies of a 60 nm long Fin-
FET. As expected from the expressions (1)–(3) and the pub-
lished results for SG MOSFETs [49] the gate resistance
has an important impact on fmax whereas fT is unchanged.
The sum of fringing capacitances Cinner directly linked to
the FinFET three-dimensional (3D) architecture has a huge
impact on both cutoff frequencies. In fact, fT and fmax
drop down, respectively, by a factor of 3 and 2. Finally, the
source and drain resistances as well as the parasitic capaci-
tances related to the feed connexions outside the active area
of the transistor slightly decrease both cutoff frequencies.
Based on that analysis, it is quite clear that the fringing
capacitances inside the active area of the FinFET are the
most important limiting factor for this type of non-planar
multiple gate transistors.
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In [50], Wu and Chan analyze the geometry-dependent par-
asitic components in multifin FinFETs. Parasitic fringing
capacitance and overlap capacitance are physically modeled
as functions of gate geometry parameters using the con-
formal mapping method. The relative contribution from
each part of the 3D geometry of the FinFET is calcu-
lated. They subdivide the fringing capacitances in 3 dis-
tinct components noted C1, C2 and C3 in Fig. 11(a). They
demonstrate the importance of the fringing capacitance C3
(Fig. 11(b)) which orginates from the capacitive coupling
between the source and drain regions of the fins (side walls)
and the gate electrode located between fins assuring the
electrical connection between the gates wrapping the dif-
ferent fins connected in parallel through the source and
drain contacts.
Fig. 11. (a) Three-dimensional schematic presentation of the
various contributions of the fringing capacitances for a FinFET
(C1, C2, C3); (b) relative importance of each fringing capacitance
(C1, C2, C3) and overlap capacitance (Cov).
In [51] and [52], the authors have demonstrated based on fi-
nite element numerical simulations the possibility to reduce
Cinner and thus its impact on the FinFET cutoff frequencies
by reducing the fin spacing (Fig. 12(a)) or by increasing the
aspect ratio of the fin (higher H f in/Wf in – see, Fig. 12(b)),
respectively.
Figure 13 shows the extracted input capacitance (Cgg =
Cgs +Cgd) in strong inversion (Vg = 1.7 V and Vd = 0 V)
as a function of the active gate width (Wtot) for a FinFET
and a SG MOSFET with 60 nm gate length. Both devices
are built simultanuously on the same SOI wafer. A first
order extrapolation of the measured data yields Cgg values
of 1.33 fF/µm for the FinFET devices and only 1.09 fF/µm
of active gate width for the SG, indicating a 20% increase
of input capacitance in the case of FinFETs. Assuming
that the normalized oxide capacitance is equal in both SG
and FinFET devices, this increase is solely due to addi-
tional fringing in FinFETs. Using additional capacitance
data measured in deep depletion, the extrinsic gate capac-
itance is actually found to be 40% higher for FinFETs.
As explained above, this higher normalized input capac-
Fig. 12. (a) Cutoff frequencies of FinFETs versus fin spacing; (b)
effect of W/L ratio on the normalized Cgs extracted at Vd = 1 V
at various Vgo and L = 100 nm.
Fig. 13. Extracted input capacitance in strong inversion (Vg =
1.7 V and Vd = 0 V) as a function of Wtot for 60 nm SG MOSFET
and 60 nm FinFET.
itance for FinFET can be explained by the fact that the gate
fingers must run over non active area between each pair
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of parallel fins, a situation that is not encountered in SG
MOSFETs.
To summarize, the simulation and experimental results in-
dicate that FinFET is a multiple gate structure of interest to
reduce digital short channel effects and then assure a lower
threshold voltage roll-off, a better subthreshold slope and
then higher Ion/Io f f ratio, but the high frequency perfor-
mance such as the cutoff frequencies as well as RF noise
figure as presented in [53] are degraded compared to its
SG MOSFET counterpart because of the increased fring-
ing capacitance linked to its complex 3D non-planar ar-
chitecture. Consequently, a trade-off exists regarding Wf in
between high fT and fmax (large Wf in) and good control of
SCE (small Wf in).
5. High Resistivity SOI Substrate
5.1. Coplanar Waveguides Transmission Lines
The use of high resistivity silicon substrate is mandatory
to reduce as much as possible the high frequency losses
associated with the substrate conductivity. High resistivity
silicon substrate cannot be introduced in the case of bulk
Si MOSFETs due to the problem related to latch-up be-
tween devices. In SOI technology, thanks to the buried
oxide the thin top silicon layer in which the transistors are
implemented is electrically isolated from the Si substrate
which can have high resistivity without impacting the good
behavior of the MOS integrated circuits (ICs). Recently,
high quality coplanar waveguides (CPW) presenting inser-
tion loss of less than 2 dB/mm at 200 GHz as well as
low- and high-pass filters at millimeter waves have been
succefully built in an industrial SOI CMOS process envi-
ronment [54].
The insertion loss of a CPW line lying on a lossy silicon
substrate depends on the conductor loss (αcond) and the
substrate loss (αsub) which is inversely proportional to the
effective resistivity of the substrate. The effective resistiv-
ity represents the value of the substrate resistivity that is
actually seen by the coplanar devices. This parameter ac-
counts for the wafer inhomogeneities (i.e., oxide covering
and space charge effects) and corresponds to the resistiv-
ity that a uniform (without oxide nor space charge effects)
silicon wafer should have in order to sustain identical RF
substrate losses. The effective resistivity is extracted from
the measured S-parameters of the CPW line with a method
depicted in [55].
Simulation results displayed in Fig. 14 outline how this
parameter affects substrate and total losses for a 50 Ω CPW
with 1 µm-thick Al line, the central conductor width of
40 µm and spacing between conductors of 24 µm. These
data are obtained with analytical formulas presented in [56]
and assuming metal conductivity of 3 ·107 S/m. It is seen
that substrate losses (αsub) are small (∼ 0.1 dB/cm) when
ρe f f is close to 3 kΩcm and become clearly meaningless
compared to conductor losses (αcond) when ρe f f reaches
10 kΩcm.
Fig. 14. Total (αtot) and conductor (αcond) losses as a function
of ρe f f at 20 GHz for a CPW line geometry according to [56].
Keeping substrate losses at low levels is a priority target
when designing high performance integrated silicon sys-
tems. In this field, high resistivity (> 3 kΩcm) silicon
wafers are foreseen as promising candidates for radio fre-
quency integrated circuits [57] and mixed signal applica-
tions [58]. However, oxide passivated high resistivity (HR)
wafers are known to suffer from parasitic surface conduc-
tion due to fixed charges (Qox) in the oxide [59]. In-
deed, charges within the oxide attract free carriers near the
substrate surface, reducing the effective resistivity (ρe f f )
seen by coplanar devices and increasing substrate losses.
It has been recently shown in [60] that values as low as
Qox = 1010/cm2 could lower the value of resistivity by more
than one order of magnitude in the case of 50 Ω CPW trans-
mission line. The parasitic surface conduction can also be
formed underneath metallic lines with the application of
a DC bias (Va) [61].
The extracted line loss and effective substrate resistivity as
a function of the DC bias applied to the central conductor
of a CPW line are, respectively, presented in Figs. 15(a) and
15(b) for different substrates, oxide layers and metallic lines
as summarized in Table 1. Techno A and B are wafers com-
ing from the industry while the three other wafers named
C, D and E are home processes with one metal layer. In all
cases, the metallic structures are patterned on either oxi-
dized p-type HR unibond SOI (techno A, B, C) or oxidized
p-type HR bulk Si (techno D and E) substrates.
The total RF losses (αtot ) of the CPW lines are extracted
from the measured S-parameters with a thru-line-reflect
method [62]. They are reported at 10 GHz in Fig. 15(a) as
a function of Va, where it is seen that αtot may be signifi-
cantly affected by Va when the oxide thickness (tox) is in the
several hundreds of nanometers (techno C). Indeed, in that
case highly positive or negative biases have a large impact
on the free carrier concentration below the oxide, thereby
strongly affecting substrate losses. This effect is attenu-
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Fig. 15. (a) CPW losses and (b) effective substrate resistivity measured for different technologies described in Table 1 as a function of
DC bias applied to the CPW central conductor.
Table 1
Additional information on the different technologies investigated in Fig. 15.
Techno
Starting
wafer
Metal
layers
Oxide
thickness
[µm]
Si
passivation
Oxide type
A HR SOI M3 3 No BOX + oxidized SOI + interlayer dielectrics
B HR SOI M5–M6 4.1 No BOX + oxidized SOI + interlayer dielectrics
C HR SOI M1 0.3 No BOX + oxidized SOI
D HR Si bulk M1 1 No PECVD
E HR Si bulk M1 1 Polysilicon PECVD
The data in columns 3 and 4, respectively, indicate the metal levels that were used and the total equivalent oxide
thickness for CPW lines.
ated for thicker oxides (techno A, B and D). The Va value
for which losses are minimum (Va,min) corresponds to the
state of deep depletion underneath the oxide. As shown in
Fig. 15, the Va depends on the flatband voltage (VFB) of the
structure and is therefore dependent on tox as well as the
oxide charge density (Qox).
The parasitic surface conduction can be reduced or even
suppressed if the silicon substrate is passivated before oxi-
dation with a trap-rich, highly resistive layer.
Figure 16 illustrates the impact of trap density (Dit ) at the
HR Si substrate/SiO2 interface on the value of ρe f f at 0 V
for several Qox densities. It is seen with no surprise that
the minimum Dit level that is required to obtain lossless
substrates (i.e., ρe f f = 10 kΩcm) is an increasing function
of the fixed charge density in the oxide. This is because for
higher positive densities, a higher concentration of electrons
is attracted near the substrate surface and a higher density
of traps is required to absorb those charges.
The introduction of a high density of traps at the Si/SiO2
interface has been successfully achieved using low-pressure
chemical vapor-deposited (LPCVD) polysilicon (polySi)
and amorphous silicon (α-Si) in [63] and [64], respec-
Fig. 16. Simulated effective resistivity values ρe f f as a function
of the trap density Dit for several fixed charges densities Qox and
an applied bias value of 0 V.
tively. In the context of SOI technology, substrate passiva-
tion could also be an efficient technique to reduce substrate
losses. To be compatible with a HR SOI wafer fabrication
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process, the passivation layer should be included within the
SOI structure by bonding an oxidized silicon wafer with
a passivated HR substrate.
In [65], the proposed method consists in the LPCVD-
deposition of amorphous silicon followed by Si-
crystallization at 900°C with RTA. This method was com-
pared with previously published techniques (passivation
with amorphous silicon in [64] or LPCVD-polysilicon
in [63] and was demonstrated to perform better in terms
of substrate loss reduction: effective resistivity values
higher than 10 kΩcm were reported, compared to 3 and
6 kΩcm in the case of amorphous Si and LPCVD polySi
passivation, respectively. The new passivation method
was also shown to present better rms surface roughness
(σ = 0.37 nm) and to remain effective after long thermal
anneals (4 hours at 900°C). A successful bonding of this
layer with an oxidized substrate was achieved, showing that
this new passivation technique could be introduced at re-
duced cost inside a smartcut or BESOI process in order to
fabricate SOI wafers with enhanced resistivity, i.e., higher
than 10 kΩcm.
Figure 15(a) indicates that substrate passivation with
polysilicon (techno E) significantly reduces RF losses while
getting rid of the Va influence. This is because traps present
inside the polySi layer can absorb free carriers and pin the
surface potential to a value independent on Va [63]. Fig-
ure 15(b) presents the effective resistivity (ρe f f ) extracted
according to a method depicted in [55]. Not surprisingly,
the highest ρe f f value is observed for the passivated sub-
strate, while at 0 V, the lowest value is obtained for the
low quality (Qox-rich) PECVD oxide. It should also be
noticed that due to the inverted layer underneath the BOX
in techno A and B, the extracted values of ρe f f do not ex-
ceed 130 and 580 Ωcm, respectively. These values are both
more than one order of magnitude lower than the nominal
substrate resistivity.
5.2. Crosstalk
In recent years, rapid progress of integrated circuit tech-
nology has enabled the co-integration of analog front-end
and digital baseband processing circuits of communication
systems onto the same chip. Such mixed-signal systems-on-
chip (SoCs) allow more functionality, higher performance,
lower power and higher reliability than non-integrated so-
lutions, where at least two chips are needed, one for digital
and one for the analog applications. Moreover, thanks to
CMOS technology scaling and its associated increasing in-
tegration level, SoCs have become the way to achieve cost
effectiveness for demanding applications such as home en-
tertainment and graphics, mobile consumer devices, net-
working and storage equipment.
Such a rising integration level of mixed-signal ICs raises
new issues for circuit designers. One of these issues is the
substrate noise (Fig. 19(a)) generated by switching digital
circuits, called digital substrate noise (DSN), which may
degrade the behavior of adjacent analog circuits [66].
DSN issues become more and more important with IC evo-
lution as
– digital parts get more noisy due to increasing com-
plexity and clock frequencies;
– digital and analog parts get closer;
– analog parts get more sensitive because ofVdd scaling
for power concern issues.
In general, substrate noise can be decomposed in three dif-
ferent mechanisms: noise generation, injection/propagation
into the substrate and reception by the analog part [67].
Improvement in the reduction of any of these three mech-
anisms, or in all of them, will lead to a reduction of the
DSN and in a relaxation of the design requirements. Typi-
cally, guard rings and overdesigned structures are adopted
to limit the effect of substrate noise, thereby reducing the
advantages of the introduction of new technologies. It is
thus a major issue for the semiconductor industry to find
area-efficient design/technology solutions to reduce the im-
pact of substrate noise in mixed-signal ICs.
This last decade several publications have demonstrated the-
oretically and experimentally the interest of high resistivity
SOI substrate to greatly reduce the crosstalk level between
integrated circuits [5]. Figure 17 shows how the crosstalk
between two 50 µm spaced metallic pads is affected by ρe f f
and indicates that ρe f f must be at least in the several kΩcm
range to get rid of conductive coupling inside the substrate
for frequencies around 100 MHz and lower.
Fig. 17. Simulated crosstalk level at 10 MHz, 100 MHz and
1 GHz as a function of ρe f f according to model presented in [5].
The result of the substrate crosstalk measurements using
a classical double-pad structure in which both pads are
connected to separate RF probing pads [5] is shown in
Fig. 18 in the form of |S21| versus frequency curves. The
measurements are performed by using the low-frequency
VNA up to 4 GHz and by applying various bias condi-
tions on the coupling pads. The figure shows significantly
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higher (∼ 13 dB at 0 V) crosstalk level below 1 GHz for
the standard HR SOI wafer, due to conductive effects in the
substrate associated with parasitic surface conduction [68].
It also highlights a significant dependence with respect to
the applied bias. The crosstalk level is strongly reduced
for negative bias and when deep depletion is formed below
the BOX, whereas it is enhanced and exhibits higher cutoff
frequencies for positive bias and increased inversion below
the oxide. On the other hand, the passivated wafer exhibits:
– no effect of the applied bias due to the presence of
the trap-rich polysilicon layer below the BOX [55];
– a perfect 20 dB/dec slope which shows that purely ca-
pacitive coupling occurs in the measurable frequency
range (i.e., above the noise floor of the VNA).
Fig. 18. Crosstalk measured as a function of frequency and under
distinct bias conditions on the unpassivated and passivated HR Si
wafers.
A reduction of crosstalk below 1 GHz is of particular
interest for mixed signal applications, since it is known
from previous studies that the frequency spectrum of the
noise generated by digital logic typically expands to several
hundreds of megahertz, corresponding to multiples of the
clock signal [69], [70] or circuit internal resonance frequen-
cies [71]. The generation of noise in that frequency range
has also been shown to strongly increase the jitter in phase-
locked loops (PLLs), which seem to be particularly sensi-
tive to substrate noise injected at the PLL reference fre-
quency, i.e., in the few hundreds of megahertz range [72].
It is further believed that in terms of crosstalk, the benefits
gained by substrate passivation will even increase in the
future. Indeed, a reduction of the BOX thickness for the
next generations of active SOI devices will be required to
reduce short channel effects and self-heating [73].
In [74], we compare experimental DSN characterizations
of CMOS circuits lying on SOI and bulk Si substrates.
Current injected into the substrate creates substrate voltage
fluctuations (substrate noise). It is mainly created by two
mechanisms [66]: coupling from the noisy digital power
supply circuit and from switching drains.
The DSN for 8 switching inverter trees biased at either 0.8
or 1.2 V and for an input clock frequency of 225 MHz
has been measured in the case SOI and Si bulk substrates.
DSN for SOI circuit presents a quite different frequency
response (Fig. 19(b)). At low frequency, SOI and Si bulk
present the same kind of response, with the SOI DSN level
decreasing faster with increasing frequency. At higher fre-
quency, the SOI DSN presents a kind of “pass-band filter”
shape, which is not visible in the case of the bulk circuit.
Fig. 19. (a) Schematic representation of the substrate crosstalk
between digital and analog parts of a SoC; (b) comparison of
the frequency envelope of the measured DSN (clock frequency
= 225 MHz, 8 inverter trees).
We have shown in our previous work that this second part
of the frequency response is due to ringing on supply rail,
due to parasitic capacitances and inductances [75]. For
the 1.2 V supply voltage, the SOI technology allows an
important reduction of DSN up to 1 GHz. At higher fre-
quency, the noise due to ringing on supply rail becomes
dominant, and the bulk circuit shows a lower DSN level.
This conclusion is in agreement with the results of studies
on the supply noise showing that special attention should be
paid to supply rail for SOI technology, due to lower intrin-
sic decoupling capacitances [76]. At lower power supply
(0.8 V), as for the bulk, high frequency noise generation
decreases. The ringing supply noise tends thus to be negli-
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gible. The SOI technology presents then better DSN results
than bulk for frequency up to 2 GHz, and similar DSN level
for upper frequency.
Fig. 20. Frequency spectrum of the measured DSN in (a) stan-
dard and (b) high resistivity SOI substrate (clock frequency
= 225 MHz, Vdd = 1.2 V, 8 inverter trees).
Figure 20 shows the reduction of the DSN thanks to the
use of HR SOI substrate compared to standard resistivity
SOI. The decrease of the DSN should be even more pro-
nounced if a passivation layer (trap-rich layer) is introduced
underneatch the BOX.
5.3. Nonlinearities Along CPW Lines
High-resistivity silicon substrates are promising for RF ap-
plications due to their reduced substrate loss and coupling,
as presented in the two previous subsections, which helps
to enable RF cellular transmit switches on SOI using HRS
handle wafers [77], [78]. RF switches have high linearity
requirements: for instance, a recent III-V RF switch product
specifies less than −45 and −40 dBm for 2nd and 3rd har-
monic power (H2 and H3), respectively, at +35 dBm input
power [79]. As requirements become even more stringent
for advanced multimode phones and 3G standards, it is im-
portant to investigate even small contributions to harmonic
distortion (HD).
As explained above, when the CPW line is biased the distri-
bution of potential and free carriers inside the Si substrate
changes like in the case of a classical MOS capacitor. The
variation of carriers distribution in the Si substrate with
the applied bias or large RF signal will thus lead to the ex-
istence of nonlinear capacitance (C) and conductance (G)
associated with the Si substrate. Those variable C and G
are at the origin of the harmonics formation inside the Si
substrate.
Figure 21 shows the harmonic distortion of Al metal lines
on thermally oxidized HRS p-type substrates of different
resistivities. The 1 kΩcm substrate presents lower HD
than the 20 Ωcm substrate over most of the power sweep.
Fig. 21. Measured harmonic distortion for low- and high-
resistivity silicon substrates, and high-resistivity silicon substrates
with trap-rich layers. CPW metal is aluminum on 60 nm of ox-
ide with length of 2.1 mm. The trap-rich layer significantly re-
duces HD.
A drastic drop of the HD is observed when the HR Si
substrate is passivated with a trap-rich layer (as-deposited
amorphous silicon), that is, by at least 50 and 65 dB in H2
and H3, respectively, or to the noise floor. As explained
above, thanks to the high density of traps in the polycrys-
talline silicon or as-deposited amorphous silicon layer lo-
cated at the Si-SiO2 interface, the surface potential at this
interface is nearly fixed, and the external DC bias or large
amplitude RF signal applied to the line does not impact the
distribution of carriers inside the Si substrate.
6. Conclusions
The performance of SOI MOSFET technology in mi-
crowaves and millimeter waves has been presented. Nowa-
days, strained SOI N-MOSFET which exhibits a cutoff
frequency close to 500 GHz is really competing with
the III-V technologies. Thanks to the introduction of high
resistivity SOI substrate, the integration of high quality pas-
sives is a reality and the reduction of the substrate crosstalk
is a real advantage compared to Si bulk for the develop-
ment of high integration low voltage mixed-mode appli-
cations. Major semiconductor companies such as IBM,
RFMD, Honeywell, OKI, etc., have already produced sev-
eral products for the telecommunication market based on
SOI RF technologies.
As demonstrated in the present paper, by the introduction
of a trap-rich layer underneath the BOX, HR SOI substrate
can still be improved. Having a polysilicon-based layer
with the thickness of approximately 300 nm sandwiched
between the BOX and the HT Si substrate, CPW insertion
loss, crosstalk, DSN, as well as harmonic distortion are
greatly reduced.
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To summarize, present and future HR SOI MOSFET tech-
nologies are very good candidatea for mixed-mode low volt-
age low power RF and even millimeter waves applications.
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Paper The Impact of Externally
Applied Mechanical Stress on Analog
and RF Performances of SOI MOSFETs
Mostafa Emam, Samer Houri, Danielle Vanhoenacker-Janvier, and Jean-Pierre Raskin
Abstract— This paper presents a complete study of the impact
of mechanical stress on the performance of SOI MOSFETs.
This investigation includes dc, analog and RF characteristics.
Parameters of a small-signal equivalent circuit are also ex-
tracted as a function of applied mechanical stress. Piezore-
sistance coefficient is shown to be a key element in describing
the enhancement in the characteristics of the device due to
mechanical stress.
Keywords— cutoff frequency fT , intrinsic gain, mechanical
stress, piezoresistance coefficient, SOI MOSFET.
1. Introduction
Scaling, channel engineering, high-k metal gate, etc., are
different technological means to improve digital as well as
analog performances of modern metal-oxide-semiconductor
field effect transistor (MOSFET). Process induced strain
whether tensile or compressive applied to the device during
the fabrication process is also receiving increasing attention
as another alternative to enhance the MOS transistor per-
formance [1]. However, the impact of mechanical stress
on the analog and RF characteristics of the transistor is
rarely addressed in the literature [2], [3]. This work pro-
vides a complete study of the impact of mechanical stress
on the dc, analog and RF characteristics of MOSFET tran-
sistors. This investigation is supported by the extraction of
the different parameters of a small-signal equivalent circuit
as a function of the applied mechanical stress. Piezoresis-
tance coefficient is also calculated based on both dc and RF
measurements. The mechanical stress is applied externally
by means of a 4-point bending measurement setup coupled
with dc and RF probe station.
Externally applied mechanical stress cannot in general
reach the high values of process induced stress. How-
ever, the external application of mechanical stress provides
high precision controllable values of stress, thus providing
a valuable tool for the study of the device properties as
a function of both tensile and compressive stress. Con-
sequently, the results obtained from this study can easily
be extrapolated to higher values of stress, applied either
externally or internally.
This approach has been adopted repeatedly in the litera-
ture, with different variations in setup [4]–[13] knowing
that Colman et al. [14] were the first to introduce this
measurement setup with a single-points bending.
In this work, detailed investigation and results of strained
devices are presented in such a way as to be easy to compare
with the literature. Such study, important as it is for the
design of analog and RF circuits has not been presented
before.
2. Measurement Setup and Devices
A four-point bending setup is used to apply external me-
chanical stress from compressive (−250 MPa) to tensile
(250 MPa), i.e., over a range of 500 MPa. A schematic rep-
resentation of the 4-point bending setup is shown in Fig. 1.
Fig. 1. Four-point bending setup.
Fig. 2. A photograph of the used four-point bending setup with
(a) the microscope, (b) the micrometer screw, (c) the RF probe
holders, (d) the RF probes, (e) the metallic rods used to apply the
mechanical stress on the 4 inch silicon wafer lying in between.
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The value of the applied stress/strain can be calculated us-
ing the following formula [10]:
σ =
3E d t
8a2 , (1)
where σ is the applied mechanical stress in Pa, E is the
wafer’s Young’s modulus, d is the maximum displacement
due to the applied force, t is the wafer thickness, and 2a is
the distance between the inner contact points.
Displacement is applied through a micrometer screw and
measured by an optical microscope thus providing the pre-
cision of a few microns (Fig. 2).
Both n- and p-type fully-depleted (FD) silicon-on-insulator
(SOI) MOSFETs are studied, bosth featuring 12 gate fin-
gers (each 24 µm wide) connected in parallel. The channel
length is 3 µm. The use of long channel devices helps to
avoid short channel effects and hence results in a more ac-
curate and less error prone extraction of equivalent circuit
parameters.
3. Piezoresistance Coefficient
Piezoresistance coefficient in a transistor has been always
defined with regards to the variation of the channel resis-
tivity (or conductivity) as a function of the applied stress
[14]–[16]. It was also introduced as the slope of the vari-
ation of the transconductance with respect to the transcon-
ductance at zero stress (∆Gm/Gm0) [4], [6]. In both cases,
the resulting variation with stress is attributed to the depen-
dence of carrier mobility on the applied mechanical stress.
As will be shown in the next section, the same values of the
piezoresistance coefficient could also be obtained from the
variation of the output conductance with respect to the out-
put conductance at zero stress (∆Gd/Gd0). This confirms
the fact that the piezoresistance coefficient in a MOSFET
device is mainly dominated by the variation of carrier mo-
bility with the applied mechanical stress.
Table 1
Piezoresisitive coefficients pi
for a < 100 > wafer [%/kBar] for N- and PMOSFETs
in parallel and perpendicular orientations [7]
NMOS PMOS
pi ⊥ pi ‖ pi ⊥ pi ‖
−2.30 −4.97 −4.66 +6.48
The value of the piezoresitance coefficient depends on both
the crystalline orientation, and the current orientation with
respect to the applied strain [7], this is shown in Table 1
for a < 100 > Si wafer. In this study, the mechanical stress
is applied transversally with respect to the direction of the
current, while the device channel orientation is <110>.
4. DC Characterization
Based on dc measurements (performed using a HP4145
device parameter analyzer), the piezoresistance coefficient
is calculated using the variation in transconductance Gm
(at VDS = ±1.2 V and various VGS, in the saturation regime)
and also the variation in output conductance Gd (at VDS
= 50 mV and VGS = ±2 V; i.e., in the linear regime)
with the applied mechanical stress, as shown in Figs. 3
and 4. In both cases, a piezoresistance coefficient of 2
and 1 (10−4 MPa−1), is found for P- and NMOSFETs, re-
spectively.
Fig. 3. Relative variation of the maximum dc transconductance
Gm in saturation (VDS = ±1.2 V) for P- and NMOSFETs.
The absolute variation of Gm with the applied mechanical
stress shows is a 2.5 and 0.84% per 100 MPa for P- and
NMOSFETs, respectively, in the saturation region (VDS =
±1.2 V and VGS = ±1.5 V).
Fig. 4. Relative variation of output conductance Gd in the linear
regime (VDS = 50 mV and VGS = ±2 V) for P- and NMOSFETs.
The dc open-loop gain (AV0) is also improved by applying
mechanical stress. This can be seen through the improve-
ment of the early voltage VEA with the applied mechanical
stress since [17]:
AV0 =
gm
IDS
·VEA. (2)
The first term (gm/IDS) is constant with stress, since
the mobility is canceled out. An increase of ∼0.8 and
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∼0.7% per 100 MPa is noticed in VEA for P- and NMOS-
FETs, respectively, at VGS = ±1.8 V, as shown in Fig. 5.
However, this increase drops to ∼0.3 and ∼0.2% per
100 MPa for P- and NMOSFETs, respectively, at VGS =
±0.6 V. This variation is not dependent on the sensitiv-
ity of mobility to the applied mechanical stress, as is the
case with the piezoresistance coefficient, since VEA can be
approximated by [18]
VEA =
IDS
gD
, (3)
where the effect of mobility is simplified between the nu-
merator and denominator.
Fig. 5. Variation of early voltage VEA with the applied stress at
VGS = ±1.8 V for P- and NMOSFETs.
It is also worth to notice that the threshold voltage Vth is
quite constant with the applied mechanical stress, as can
be seen from Fig. 6. The same applies to the subthreshold
slope S as shown in Fig. 7.
Fig. 6. Variation of threshold voltage Vth with the applied stress
for P- and NMOSFETs.
The variation of Gm with the applied mechanical stress
is also studied as a function of gate voltage VGS. In the
saturation region (VDS = ±1.2 V), the piezoresistance co-
efficient shows an interesting reduction at VGS values close
to Vth (−0.3 and 0.36 V for P- and NMOSFETs, respec-
tively). Figures 8 and 9 show values of less than 1 and
0.5% per 100 MPa of the applied mechanical stress for
Fig. 7. Variation of subthreshold slope with the applied stress
for P- and NMOSFETs.
Fig. 8. Variation of dc transconductance Gm with the applied
stress for PMOSFETs as a function of VGS at VDS =−1.2 V.
P- and NMOSFETs, respectively. These results show a di-
rect relation between the piezoresistance coefficient and the
density of carriers in the channel. This relation is further
confirmed when studying the variation of Gm in the lin-
ear region (VDS = ±50 mV). When the gate bias passes
from |VGS|> |Vth| to |VGS|< |Vth|, the channel passes from
inversion to depletion, hence the dominant carriers in the
channel change from holes to electrons and from electrons
to holes for P- and NMOSFET, respectively. As a direct
Fig. 9. Variation of dc transconductance Gm with the applied
stress for NMOSFETs as a function of VGS at VDS = 1.2 V.
20
The Impact of Externally Applied Mechanical Stress on Analog and RF Performances of SOI MOSFETs
Fig. 10. Variation of dc transconductance Gm with the applied
stress for PMOSFETs as a function of VGS at VDS =−50 mV.
consequence, the piezoresistance coefficient value follows
this transformation of the dominant carrier type in the chan-
nel. In PMOSFET (Fig. 10), ∆Gm goes from 2.3 to 0.75%
per 100 MPa, with the latter value being close to that cal-
culated earlier for NMOSFET. The inverse can be noticed
for NMOSFET as shown in Fig. 11.
Fig. 11. Variation of dc transconductance Gm with the applied
stress for NMOSFETs as a function of VGS at VDS = 50 mV.
This interesting shift in piezoresistance coefficient around
Vth could be very useful for applications such as piezore-
sistance gages or switches.
5. RF Characterization
A 2-port Anritsu 37369ATM vector network analyzer
(VNA) is used to measure the S-parameters as a func-
tion of applied mechanical stress for both the P- and
NMOSFETs. An open structure is used for a 1-step de-
embedding procedure. Cutoff frequency fT is extracted
from the de-embedded |H21|. The maximum of fT is found
at VGS = ±1.6 V for PMOS and NMOS in the saturation
region (VDS = 1.2 V). The analysis of the dependence of
fT on the applied mechanical stress is conducted at this
maximum fT point.
Figure 12 shows the relative variation of fT with respect to
fT 0 as a function of mechanical stress. The slope is found
Fig. 12. Relative variation of cutoff frequency fT with the applied
mechanical stress for P- and NMOSFETs.
to be 1.7 and 0.8 (10−4 MPa−1) for P- and NMOSFETs,
respectively. This is slightly lower than the slopes found
for ∆Gm/Gm0 calculated from dc measurements as shown
in Section 4. The absolute variation in fT is 1.6 and 0.8%
per 100 MPa for P- and NMOSFETs, respectively. It is
interesting to notice that the ratio is 2:1, which is consistent
with the piezoresistance coefficients ratio.
On the other hand, the ratio fmax/ fT shows a negligible
variation with the applied mechanical stress, as can be seen
from Fig. 13. This important figure of merit [19] depends
Fig. 13. Variation of ( fmax/ fT ) ratio with the applied mechanical
stress for P- and NMOSFETs.
basically on the gate and source resistances (Rg and Rs).
As will be shown later, these resistances show very slight
variation with the applied mechanical stress.
5.1. Small-Signal Equivalent Circuit
It is of interest at this point to investigate the effect of
mechanical stress on the various extrinsic and intrinsic pa-
rameters of the small-signal equivalent circuit. A typical
small-signal equivalent circuit is shown in Fig. 14, where
the elements outside the dashed box are the extrinsic ele-
ments whereas the elements inside the dashed box are the
intrinsic elements. The term extrinsic refers to those ele-
ments which are independent of the bias condition but are
scalable with the active zone. The term intrinsic denotes
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the elements which are dependent on the bias condition and
the size of the active region, thus representing the transistor
behavior [20]. Extrinsic capacitances and inductances are
neglected. Access elements are removed during the 1-step
de-embedding procedure.
Fig. 14. Small-signal equivalent circuit for MOSFETs. The
dashed box contains the intrinsic parameters.
Extrinsic resistances (Rge, Rse and Rde) are first extracted
using the cold-FET method [21]. The variation of these
extrinsic resistances with the applied mechanical stress is
shown in Fig. 15. Nearly constant behavior with stress can
be clearly seen due to the highly doped drain and source
areas resulting in low piezoresistance coefficient [22].
Fig. 15. Variation of extrinsic resistances with the applied me-
chanical stress for P- (solid symbols) and NMOSFETs (empty
symbols).
After removing the effect of extrinsic resistances, the next
step is to extract the intrinsic elements of the small-signal
equivalent circuit using the direct extraction method pro-
posed in [20]. The extraction is performed in the saturation
region at VGS = ±1.5 V and VDS = 1.2 V.
The total gate capacitance (Cgg = Cgs + Cgd) shows
a slight variation with the applied mechanical stress,
namely 0.3% per 100 MPa for both P- and NMOSFETs,
as shown in Fig. 16.
The variation of the intrinsic transconductance Gmi (ex-
tracted from RF measurements) with the applied mechan-
ical stress shows a good agreement with the dc extracted
Fig. 16. Variation of intrinsic total gate capacitance Cgg with the
applied mechanical stress for P- and NMOSFETs.
Fig. 17. Variation of intrinsic transconductance Gmi with the
applied mechanical stress for P- and NMOSFETs.
values, taking into account the errors related to the extrac-
tion procedures (extrinsic and intrinsic). A variation of 2.3
and 0.8% per 100 MPa is calculated for P- and NMOSFETs,
respectively, as shown in Fig. 17. On the other hand, the
intrinsic output conductance shows a slight shift from the
values extracted for the transconductance, showing a vari-
ation with the applied mechanical stress of 2.5 and 0.65%
per 100 MPa for P- and NMOSFETs, respectively, as shown
in Fig. 18.
Fig. 18. Variation of intrinsic output conductance Gdsi with the
applied mechanical stress for P- and NMOSFETs.
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The extraction of all intrinsic parameters is performed for
devices in saturation, i.e., VDS =±1.2 V and VGS =±1.5 V.
Based on the previous results forCgg and Gmi, and knowing
that the cutoff frequency fT is usually approximated by
fT = Gm2piCgg (4)
it can be seen that the variation in Cgg with the applied
mechanical stress is not negligible, however, it is of sec-
ondary importance, whereas the major effect comes from
the variation in Gmi.
5.2. Piezoresistance Coefficient from RF Extraction
The calculation of the piezoresistance coefficient based on
RF measurements could be another important tool to char-
acterize the MOSFET behavior under mechanical stress.
DC measurements of SOI devices, especially Gm and Gds
could suffer from some shift due to the self-heating effect.
It is possible to avoid these problems by using the intrinsic
parameters, like Gmi and Gdsi, extracted from RF measured
data, as presented in the previous section.
Fig. 19. Relative variation of intrinsic transconductance Gmi
in saturation (VDS = ±1.2 V and VGS = ±1.5 V) for P- and
NMOSFETs.
Figure 19 shows the relative variation of the intrinsic
transconductance Gmi with the applied mechanical stress
for both P- and NMOSFETs. A piezoresistance coefficient
of 2.25 and 0.82 (10−4 MPa−1) for P- and NMOSFETs,
respectively, can be calculated from the slope of the cor-
responding variation. These values are close to the values
extracted from dc measurements. The small difference is
related to the corrected transconductance by removing the
self-heating effect.
6. Conclusion
Based on dc and RF measurements, the mechanical stress is
shown to directly affect the dc, analog and RF performances
of P- and NMOS transistors. Most of these effects are
related to the variation of carrier mobility with the applied
mechanical stress, but it was shown that some other effects
are also related to the variation of the carrier density inside
the channel with the applied mechanical stress.
Cutoff frequencies were shown to vary with the applied
mechanical stress as a direct result of the variation of
transconductance, while the gate capacitance would still
have a slight secondary effect on the variation of cutoff
frequency.
On the other hand, the ratio fmax/ fT was shown to slightly
vary with stress since it is dominated by the relatively stable
extrinsic resistances of the transistors.
The ratio between the performance variation in PMOSFET
to the performance variation in NMOSFET with the applied
mechanical stress, was shown to be equal to the ratio of
piezoresistance coefficients of P- to NMOSFETs.
This characterization methodology being limited in this
study to 500 MPa of externally applied mechanical stress,
could be extrapolated to higher values of stress/strain, ap-
plied internally due to fabrication process steps.
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Abstract— This paper reviews the prospects of normally-off
(N-o ff ) JFET switch in SiC. The potential of selected verti-
cal JFET concepts and all-JFET cascode solutions for N-o ff
operation is analyzed using simulations. The performance of
analyzed concepts is compared in terms of blocking voltage,
specific on-state resistance, maximum output current density
and switching performance in the temperature range from
25°C to 250°C. The main objective of the analysis is to ascer-
tain consequences of different design and technology options
for the total losses and high temperature performance of the
devices.
Keywords— JFET cascode, normally-off, SiC, vertical JFET.
1. Introduction
A voltage-controlled, normally-off (N-o ff ) SiC switch with
specific on-state resistance of around 1.0mΩcm2 is desired
by many applications including the high volume automo-
tive market. During the recent years several concepts in-
cluding metal oxide semiconductor field effect transistor
(MOSFET) and junction field effect transistor (JFET) de-
signs have been developed to realize such an ideal SiC
switch [1]–[4]. The SiC MOSFET would be the device of
choice as soon as the SiO2/SiC interface and reliability is-
sues are solved. Meanwhile, SiC JFET designs are becom-
ing more and more interesting, because of their ruggedness
and the achievable low on-state resistance.
2. SiC Switch Concepts
The JFET is presently the most mature switch concept in
SiC transistor technology. There are historically several
Fig. 1. Maturity of main SiC rectifiers and switches. Expla-
nations: BJT – bipolar junction transistor, GTO – gate turn-off
thyristor, PiN – p-i-n rectifier, JBS – junction barrier-controlled
Schottky rectifier, SBD – Schottky barrier diode.
factors accounting for that. First of all, the high electric
field strength and the reasonably high electron mobility of
SiC make unipolar SiC devices interesting for high voltage
applications [5]. As a unipolar device the JFET is forgiving
with respect to material quality and does not suffer from
bipolar instability [6].
In addition, it does not require as high SiO2/SiC interface
quality as that needed in the MOSFET, since it’s function
depends on the conducting channel situated in the bulk of
the device and controlled by the reverse biased p-n junction.
Finally, the wide band gap of the SiC material gives SiC
JFETs advantage of the high temperature operation and fa-
cilitates N-o ff design due to the high value of the build-in
voltage.
Figure 1 illustrates schematically the status of SiC switch
concepts during the last decade.
3. Advantages of JFET Technology
The JFET can be realized using epitaxial growth for the
main voltage controling junctions and for the conduction
channel. In this way ion-implantation can be avoided. Ion
implantation is in these two cases a performance limiting
technology due to excessive damage especially for high
doping concentrations. The high quality of the conduc-
tion channel and good control of the channel dimensions
and doping are crucial for the JFET performance. The
normally-on (N-on) JFET design is capable of extremely
low on-state resistance. Only the SiC BJT has the potential
of comparably low on-state voltage due to the even num-
ber of p-n junctions configured in such a way that they
compensate each other’s built-in voltage in saturation. Fi-
nally, the JFET does not require the use of an anti-parallel
diode reducing the number of semiconductor components
in a system [7], [8].
Normally-on JFETs are not easily accepted by the market
due to system safety requirements, regardless of their excel-
lent on-resistance. N-o ff JFETs on the other hand require
a narrow and relatively low doped channel to ensure the
N-o ff performance, and thus pay a penalty in terms of
the on-state performance. N-o ff JFETs are also vulner-
able to the electromagnetic interference (EMI) noise due
to the small range of the gate control voltage. Hence, the
gate control circuitry for JFETs requires special attention
to ensure reliable operation. In the case of N-on JFETs
the development of inherently safe gate drivers is particu-
larly desired in order to guarantee the safety of the whole
system [9].
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4. N-o ff Epitaxial JFET Concepts
This contribution presents the review of the main epitaxial
SiC JFET concepts and analyzes their prospects for N-o ff
performance based on simulations. The vertical JFET types
discussed here are the lateral channel JFET (LCJFET) [1],
the buried grid JFET (BGJFET) [2], and the dual gate verti-
cal channel trench JFET (DGTJFET) [3]. Furthermore, the
comparison of N-o ff and N-on SiC JFET designs of these
selected epitaxial concepts in terms of blocking voltage,
specific on-state resistance, current density, and switching
performance trade-offs and limitations is done.
Fig. 2. Schematic drawings of the vertical epitaxial JFET con-
cepts (a) lateral channel JFET, (b) buried grid JFET and (c) double
gate vertical channel trench JFET.
The most successful JFET type in terms of voltage and cur-
rent ratings has been the lateral channel JFET developed by
SiCED [10]. A schematic drawing of the LCJFET design
is shown in Fig. 2(a). The LCJFET allows optimal con-
trol of the channel parameters and offers the largest ease of
fabrication compared to other concepts. It also offers the
use of the inherent body diode as an anti-parallel diode in
switching applications since the buried gate is preferably
connected to source. This is necessary in order to reduce
the Miller capacitance and thus maintain the high speed of
operation as will be shown later in the paper.
The original LCJFET structure uses ion-implantation for
the gate and the base region, and planar epitaxial growth
for the defect-free channel layer. This leads to advantages
in terms of ease of fabrication, freedom of parameter choice
due to a wide design window, and small fabrication toler-
ances. The disadvantage is a relative large specific on-
resistance, which is related to the large cell pitch due to the
lateral configuration of the channel. In addition, the large
cell pitch of 10 to 16 µm makes the use of both gates for
the conduction control not feasible due to the prohibitively
large gate charge required during switching. The concept is
also characterized by relatively low saturation current levels
and in order to achieve low on-state resistance, the demon-
strated LCJFET designs are typically of N-on type.
As will be shown in this paper, the N-o ff design is not
feasible with the LCJFET concept. The single gate drive
with the buried gate connected to the source is necessary to
mitigate the large Miller effect related to the large cell pitch
that otherwise dominates the turn-off behavior. The large
cell pitch and the single gate drive make the saturation
current levels prohibitively low for any power switching
application.
A schematic drawing of the BGJFET design is shown in
Fig. 2(b). The main advantage of the vertical BGJFET
concept is the small cell pitch that makes low specific on-
state resistance and high saturation current densities pos-
sible. Furthermore, the inherent symmetric gate drive and
the wide design window for the channel length, width, and
doping make the N-o ff design feasible. The disadvantage
is that optimization of the channel doping is not as easy as
in the case of the lateral channel growth. Trenches have to
be etched in the p-doped grid layer. These etched trenches
must be epitaxially refilled to full extent. In the case of
an implanted grid the possible use of higher doping in the
channel is limited by the necessity to compensate the higher
doped n-layer on top of the drift layer by the p-type grid
implant. The channel doping in this concept is ultimately
limited by the tolerances of the photolithography and trench
etching process. Another disadvantage is that the use of the
integral gate to drain body diode is not readily available
with this concept.
A schematic drawing of the DGTJFET structure suggested
by DENSO [3] is shown in Fig. 2(c). The DGTJFET of-
fers high current rating capabilities for N-o ff mode opera-
tion. This design combines the advantages of the LCJFET
and the BGJFET concepts by using epitaxial regrowth
in trenches to define the pitch and the direction of the chan-
nel, transforming it from lateral to vertical. The epitaxial
channel is grown on the vertical trench walls with the tol-
erances and the wide design window comparable to the
LCJFET.
The DGTJFET is basically the same concept as the
LCJFET, but allows a dramatic reduction of the cell pitch
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and of the Miller capacitances due to the vertical channel.
The low gate to drain capacitance makes fast switching
possible even under dual gate driving conditions, while the
small cell pitch and the dual gate control results in very low
specific on-resistance. The dual gate drive and the wide
design window for the channel optimization gives also ex-
ceptionally high saturation current levels for N-o ff designs.
In addition, the negative temperature dependence of the sat-
uration current is greatly reduced due to the possibility of
using highly doped channels. It has thus the advantages of
the BGJFET, but it also can surpass its performance due
to the larger design window for the channel doping and
width. The use of the integral gate to drain body p-n diode
is possible in this concept. It is, however, a matter of trade-
off with the possible saturation current density as will be
shown later in this paper. The disadvantage of this con-
cept is the complex process involving epitaxial regrowth in
trenches and planarization techniques.
5. All-JFET Integral Cascodes
Also, the prospects of integral JFET/JFET cascodes are
discussed. The integral cascode consisting of a high volt-
age (HV) N-on SiC power JFET and a control low voltage
(LV) N-o ff JFET is a powerful concept for a N-o ff SiC
switch [8]. The main advantage of the cascode solution is
the greatly increased speed of switching due to the fact that
the buried gate of the high voltage device, which is con-
nected to the source (ground) of the cascode (source of the
LV device), shields the low voltage device, which is driven
by the control gate [11]. The gate to drain capacitance is
thus reduced. In this way the Miller capacitance is being
charged by the main circuit and not by the gate circuit.
Another advantage is the possibility of utilizing the built-
in body p-n diode formed between the buried gate of the
high voltage N-on device and the drain of the cascode as an
anti-parallel diode in the switching applications. Two inte-
gral cascode concepts considered for analysis are shown in
Fig 3. Both are based on a HV BGJFET controlled in first
case by a LV N-o ff recessed gate JFET (RGJFET) [8] and
in the second case by a LV N-o ff BGJFET. It is of interest
to analyze the prospects of these integral cascode solutions
for power applications. The hybrid cascode is difficult to
optimize, which results in degraded on-state and switching
performance [12]. In addition, the cascode configuration
with a Si MOSFET compromises the high temperature ca-
pability of the SiC JFET [13].
The integral cascode concept allows the optimization of
the cascode performance and achieves an on-state voltage
comparable to the stand alone N-on JFET with equal volt-
age rating. This is due to several factors. First of all the
LV N-o ff JFET can be made less N-o ff by shortening the
channel. This is facilitated by the electric field shielding
effect due to the buried gate of the HV JFET. The limit is
set by the highest tolerated value for the leakage current.
It is very important to have as high doping in the chan-
nel of the LV JFET as possible since the LV N-o ff JFET
Fig. 3. Schematic drawings of the all-JFET integral cascode
concepts (a) recessed gate JFET controlled cascode, (b) buried
grid JFET controlled cascode.
determines the current throughput of the whole cascode.
Secondly, the HV N-on JFET can be made more conduc-
tive by increasing the spacing of the buried gate grid. The
limit is set by the electric field crowding at the edges of
the buried grid when spacing becomes too large.
The grid of the N-on HV JFET section must support the full
high voltage. This means the grid spacing has to be cho-
sen so that the premature breakdown due to the enhanced
electric field at the grid corners is avoided. As a result the
cascode with output pentode characteristics may be con-
trolled by a short channel JFET with triode characteristics.
In this case the negative bias appearing on the buried gate
of the HV JFET is beneficial in obtaining output character-
istics with saturation at high current densities and with high
value of the saturation current due to the very low on-state
voltage of the optimized LV JFET. This will be further ex-
emplified below using the concept from Fig. 3(a). It will be
shown furthermore that the cascode optimization potential
increases especially with increasing design voltage. This
is due to the larger field shielding effect and wider grid
spacing range available at lower doping concentrations of
the drift region. The on-resistance values lower than those
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of the N-on JFETs are feasible in the voltage range above
1000 V, as will be shown below.
6. N-o ff Design and High-Temperature
Operation Considerations
The JFET is a unipolar device and as such should show
a significant increase of the on-resistance with tempera-
ture. In the pure case of the resistivity being controlled
by the drift region it should follow the relation of mobility
degradation with temperature due to the phonon scatter-
ing [14].
When operating the JFET at higher junction temperatures
one has also to consider the reduction of the built-in po-
tential with temperature. The reduction of the built-in volt-
age Vbi with temperature is shown in Fig. 4, Vbi defines the
limit of the unipolar operation for the JFET. A reduction
of Vbi by 0.4 V is observed when increasing the tempera-
ture from room temperature to 250°C. For that reason all
the values in this article have been calculated with the ap-
plied gate voltage of 2.4 V which includes also a 10%
margin for the process tolerances.
Fig. 4. Built-in potential as a function of the temperature calcu-
lated for different channel doping concentrations (see legend) and
obtained from simulations (symbols) of the N-o ff DGTJFET.
In order to realize the N-o ff SiC JFET the channel of the
device has to be fully depleted by the gate to source poten-
tial with no applied voltage. This means that the threshold
voltage Vth has to be equal or higher than zero (Vth ≥ 0).
The potential at a p-n junction at zero applied voltage is
equal to the so called built-in voltage Vbi being the func-
tion of the material band gap Eg and the acceptor and donor
doping densities NA and ND at both sides of the junction
(Eq. (1)):
Vbi =
k ·T
q
· ln
(
NA ·ND
NV ·NC
)
+
Eg
q
. (1)
A wide band gap material is characterized by a higher value
of Vbi. For 4H-SiC Vbi is at least 2.5 V as compared to
0.6 V for Si. For JFETs, the highest gate voltage that
can be applied in forward direction without entering the
bipolar mode of operation is given by the built-in poten-
tial of the gate-source junction. The gate-source built-in
voltage calculated using Eq. (1) is shown in Fig. 1 for the
gate region doping of 1019cm−3 and the channel doping
of 1015cm−3, 1016cm−3, and 1017cm−3. For comparison
the applied gate voltages, obtained from simulations of the
N-o ff DGTJFET with a channel doping of 4 ·1016cm−3, at
which a significant injection current in the channel is ob-
served, are included in Fig. 4. A correction of 2kT/q due
to the majority carrier distribution tails has been subtracted
from the calculated Vbi values [15]. The values of other
parameters are after [14].
The channel doping and width have to be selected satisfying
the following condition for the symmetrical gate configura-
tion
Vth = Vbi−
q ·ND ·T 2ch
2 · ε · ε0
, (2)
where: Vth is the threshold voltage, ND is the channel dop-
ing and Tch is the half-width of the channel. The second
term in Eq. (2) is the so called pinch-off voltage as ob-
tained from the Poisson equation in the case of an abrupt
asymmetrical junction.
In this case the gate doping concentration is much higher
than that of the channel region. Partial derivation and nor-
malization of Eq. (2) yields:
∆Vth
Vth
=
∆ND
ND
+
2 ·∆Tch
Tch
, (3)
where: ∆ND and ∆Tch are technological tolerances of
channel doping and channel width.
Since the N-o ff operation requires Vth ≥ 0, it is clearly
seen from Eq. (3) that the current handling capability
of the N-o ff device is by necessity derated due to pro-
cess tolerances. A design with smaller doping and channel
width compared to the one with maximized channel con-
ductivity has to be used to realize a stable N-o ff device
(see Eq. (4)).
In a similar way it can be shown that the choice of the
highest possible channel doping is beneficial for compen-
sating the resistivity degradation with temperature caused
by phonon scattering. The channel conductivity is propor-
tional to three temperature dependant parameters, the elec-
tron mobility µn, the electron concentration in the chan-
nel assumed to be equal to the ionized doping concentra-
tion N+D , and the active channel width 2(Tch−wn):
σ ∼ µn ·N+D ·2
(
Tch−wn
)
. (4)
Derivation and normalization of Eq. (4) gives:
∆σ
σRT
=
∆µn
µn,RT
+
∆N+D
N+D,RT
−
∆wn
Tch−wn,RT
, (5)
where: σRT , µn,RT , ND,RT , wn,RT are the room tempera-
ture (27°C) values of the conductivity, the electron mobil-
ity, the donor density, and the space charge width, respec-
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tively, ∆σ , ∆µn, ∆N+D , ∆wn are the differences of the tem-
perature dependent parameters with respect to their room
temperature values.
The sensitivity of the channel resistivity to the listed param-
eters can now be evaluated using the following temperature
dependencies:
µn ∼ T−2.15, (6a)
N+D = ND ·
[
1− ND
Nc(T )
· exp
(
0.065
kT
)]
, (6b)
and
wn ∼
√
Vbi(T )−VG
ND
. (6c)
The temperature dependent parameters electron mobility
µn(T ), density of states of the conduction band NC(T ), den-
sity of states of the valence band NV (T ), band gap Eg(T )
and donor activation energy Ed = 0.065 eV are after [14]
and Vbi(T ) is given by Eq. (1). Incomplete ionization ap-
plies in the channel region only and in the space charge
region 100% ionization is assumed.
Equation (5) has been evaluated for the gate region dop-
ing of 1019cm−3 and the channel doping of 1015cm−3,
1016cm−3, and 1017cm−3 with VG = 2.4 V. The relative
change of the channel resistivity with temperature normal-
ized to the room temperature value is shown in Fig. 5.
The compensating effect of the high donor density becomes
significant in lowering the temperature degradation of the
channel resistance for donor densities above 1016cm−3.
This is because the effect of incomplete ionization becomes
more significant at high doping densities. The contribution
of the last term in Eq. (5) can be neglected.
Fig. 5. Channel resistance Rch(T ) normalized to the room
temperature value Rch,RT as a function of the temperature cal-
culated for different channel doping concentrations (see legend)
using Eq. (5).
Low on-resistance and high output current density are two
critical demands for a N-o ff design. Both require chan-
nel doping and width, and gate control voltage as high as
possible. The maximum allowed control gate voltage value
is however compromised by the maximum operating tem-
perature of the device according to Eq. (1). Maximization
of both the channel width and the channel doping is not
possible with respect to the Vth condition (Eq. (2)). The
optimization of the channel width and doping must be per-
formed with respect to Ron and Vth as discussed later in
this paper. At the same time the optimal choice of the dop-
ing and of the width of the channel is compromised by the
actual process tolerances given by the selected technology
according to Eqs. (2) and (3).
7. Simulation Study of N-o ff JFETs and
All-JFET Cascodes
We have analyzed the potential for N-o ff operation of se-
lected epitaxial vertical JFET concepts using simulations.
The breakdown voltages, the specific on-state resistance,
the maximum controllable current value at the applied drain
voltages of 1.0 V and 10 V have been used as evaluation
parameters in the temperature range from room tempera-
ture (27°C) to 250°C. The simulated structures are of both
N-on and N-o ff type and cover the design voltage range
from 600 V to 4500 V. When it comes to N-o ff behavior,
Table 1
Summary of design parameters of simulated N-on and
N-o ff JFET and cascode structures with state of the art
dimensions
Device
type
BV
[V]
Lch
[µm]
2Tch
[µm]
Nch
[cm−3]
Cell
pitch
[µm]
ND
[cm−3]
WD
[µm]
N-o ff JFETs
DGTJFET 850 1.8 0.4 4 ·1016 3.6 7.5 ·1015 7.5
1900 1.8 0.4 4 ·1016 3.6 7.5 ·1015 12
BGJFET 600 1.0 0.27 4 ·1016 2.69 4 ·1016 6
1200 2.0 0.6 1.5 ·1016 3.0 1.5 ·1016 7.5
2500 2.0 0.75 3 ·1015 3.15 3 ·1015 12.5
LCJFET1 750 1.0 0.6 1.2 ·1016 10 4 ·1016 7
10 µm 1350 1.0 0.6 1.2 ·1016 10 1.5 ·1016 7
pitch 3000 1.0 0.6 1.2 ·1016 10 3 ·1015 15
LCJFET2 750 2.0 0.6 1.2 ·1016 16 4 ·1016 7
16 µm 1350 2.0 0.6 1.2 ·1016 16 1.5 ·1016 7
pitch 3000 2.0 0.6 1.2 ·1016 16 3 ·1015 15
Cascodes
RGJFET all 0.35 0.35 7 ·1015 4.8 7 ·1015 2.4
BGJFET 550 0.6 2.4 4 ·1016 4.8 4 ·1016 6.4
1250 0.6 2.4 1.5 ·1016 4.8 1.5 ·1016 11.4
4200 0.6 2.4 4 ·1015 4.8 4 ·1015 31.4
N-on JFETs
BGJFET 600 1.0 1.0 4 ·1016 4.0 4 ·1016 6
1200 2.0 2.0 1.5 ·1016 5.0 1.5 ·1016 7.5
2500 2.0 3.0 3 ·1015 5.5 3 ·1015 12.5
4500 2.0 3.0 2 ·1015 6.0 2 ·1015 30
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each JFET concept has its own limitations depending on the
applied design and process technologies. First a number
of idealized N-o ff BGJFET, DGTJFET, LCJFET and cas-
code structures with possibly wide and practically achiev-
able channel dimensions have been designed and evaluated.
The cascode structure is based on a HV BGJFET controlled
by a short channel LV RGJFET (see Fig. 3(a)).
The design parameters of these structures are summarized
in Table 1. Secondly the stand alone BGJFET and RGJFET
structures are optimized by adjusting the channel doping
separately from the drift region doping and by reducing
the channel dimensions in the submicron region. The op-
timized stand alone JFET structures are compared to the
corresponding cascode concept presented in Fig 3.
The optimization procedure is explained with reference
to Fig. 6 showing the case of the N-on BGJFET with
Vth =−10 V [16]. In general a lower channel doping den-
sity means that the potential barrier can be formed with
a lower negative gate bias. This will however result in
higher specific on-resistance for the structure. On the other
hand too high channel doping results in reduced blocking
voltage capability. This means that the optimum Nch value
for a given Wch is the highest doping density giving full
blocking voltage at specified threshold voltage, which can
be seen in Fig. 6. The optimization of the integral cascodes,
on the other hand, involves the selection of the largest pos-
sible spacing for the high voltage grid and of the shortest
possible channel length for the low voltage JFET.
Fig. 6. Reverse blocking voltage, VBR as a function of channel
doping concentration, Nch for N-on BGJFET with Vth = −10 V
at 250°C.
In Fig. 7 the specific on-resistance is shown as a function
of the channel length (a) for the 600 V stand alone RGJFET
and RGJFET controlled cascode and (b) for the 600 V stand
alone BGJFET and BGJFET controlled cascode for differ-
ent channel widths. The calculations are done at 250°C
and all the structures have the optimal channel doping as
explained above.
The design parameters of this second set of structures
are summarized in Table 2. All simulated structures sat-
isfy the condition of the leakage current being well below
1 µA/cm2 at zero applied gate voltage and 250°C.
Fig. 7. Specific on-resistance for (a) the stand alone 600 V
RGJFET (empty symbols) and RGJFET controlled cascode (filled
symbols) and (b) the stand alone 600 V BGJFET (empty symbols)
and BGJFET controlled cascode (filled symbols) as a function of
channel length, Lch at 25°C with channel width, 2Tch, as a pa-
rameter.
The specific on-resistance values for the state of the art
structures are presented in Fig. 8 and for the submicron
channel-length structures in Fig. 9.
The maximum controllable current density values are sum-
marized in Tables 3 and 4, respectively. Only dual gate
data are shown in Table 3 for LCJFETs, since the satu-
ration current density values for all investigated LCJFET
structures with 16 µm cell size and single gate drive are be-
low 10 A/cm2. The corresponding single gate drive current
density values for the structures with 10 µm cell pitch are
lower than 270 A/cm2 and 150 A/cm2 at 27°C and 250°C,
respectively. These prohibitively low current density values
make the single gate N-o ff LCJFETs not useful for power
switching applications.
As can be seen in Fig. 8 the N-o ff designs have a weaker
temperature dependence compared to the N-on designs.
The on-state resistance of the N-o ff structures is to a large
extent dominated by the channel resistance. The drift re-
gion resistance dominates in the high voltage N-on struc-
tures where the ideal phonon scattering related type of tem-
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Fig. 8. Temperature dependence of the specific on-resistance
for different JFET structures as described in Table 1. The on-
resistance based on the phonon scattering limited carrier mobility
is shown as dotted line.
Table 2
Summary of design parameters of optimized N-o ff JFET
and cascode structures with submicron dimensions
Device
type
BV
[V]
Lch
[µm]
2Tch
[µm]
Nch
[cm−3]
Cell
pitch
[µm]
ND
[cm−3]
WD
[µm]
N-o ff JFETs
RGJFET 600 0.8 0.2 9 ·1016 2.4 4 ·1016 7.0
1200 0.8 0.2 9 ·1016 2.4 1.5 ·1016 10.0
3000 0.8 0.2 9 ·1016 2.4 3 ·1015 15.0
BGJFET 600 0.6 0.2 1.5 ·1017 3.6 4 ·1016 7.0
1200 0.6 0.2 1.5 ·1017 3.6 1.5 ·1016 10.0
3000 0.6 0.2 1.5 ·1017 3.6 3 ·1015 15.0
Cascodes
RGJFET all 0.6 0.2 9 ·1016 2.4 9 ·1016 1.4
BGJFET 600 1.0 1.4 4 ·1016 2.4 4 ·1016 7.0
1200 1.0 2.0 1.5 ·1016 3.0 1.5 ·1016 10.0
3000 1.0 2.8 3 ·1015 3.8 3 ·1015 15.0
RGJFET all 0.4 0.2 1.6 ·1017 3.6 1.6 ·1017 1.0
BGJFET 600 1.0 1.4 4 ·1016 3.6 4 ·1016 7.0
1200 1.0 2.0 1.5 ·1016 3.6 1.5 ·1016 10.0
3000 1.0 2.8 3 ·1015 3.6 3 ·1015 15.0
perature dependence is observed. The contribution of the
highly doped substrate is not included in the data of Figs. 8
and 9. The substrate will dominate at lower voltage levels
and reduce the temperature dependence due to the ionisa-
tion of dopants in the same way as demonstrated for high
channel doping in Fig. 5. It is interesting to note that the
simulated cascode structures show a negative temperature
dependence of the on-resistance up to the design voltage
of about 1200 V. This behavior is related to the potential
barrier present in the case of short and relatively low doped
channel in recessed gate JFET.
Fig. 9. Temperature dependence of the specific on-resistance
for different JFET structures as described in Table 2. The on-
resistance based on the phonon scattering limited carrier mobility
is shown as dotted line.
The current flow in the presence of such a potential bar-
rier is strongly temperature dependent and has a positive
temperature coefficient thus compensating the resistivity
increase due to the phonon scattering mechanism. Tem-
perature dependence of the current flow over the 2D po-
tential barrier is similar to that of the current flow through
a p-n junction. The reason for the change in behavior with
the increasing design voltage is the competition between
the negative temperature dependence of the on-resistance
due to the lowering of the potential barrier present in the
channel of the recessed gate LV JFET and the positive tem-
perature dependence due to the mobility degradation in the
drift region.
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Table 3
The output current densities of simulated N-on and N-o ff JFET and cascode structures
with state of the art dimensions at drain voltages of 1 V and 10 V for different temperatures
27°C 150°C 250°C
Device type
Gate
drive
VGS
(2.4 V)
BV
[V]
JDS
VDS = 1 V
[A/cm2]
JDS
VDS = 10 V
[A/cm2]
JDS
VDS = 1 V
[A/cm2]
JDS
VDS = 10 V
[A/cm2]
JDS
VDS = 1 V
[A/cm2]
JDS
VDS = 10 V
[A/cm2]
N-o ff JFETs
DGTJFET DG 850 1000 2600 1000 2600 350 1000
DG 1900 760 2600 500 2600 250 980
BGJFET SG 600 1330 2000 830 1400 500 800
1200 625 1100 430 750 230 380
2500 200 285 90 150 60 190
LCJFET DG 750 210/70 460/80 130/44 220/60 120/44 190/60
10/16 µm 1350 190/60 270/70 120/40 190/50 110/40 170/50
pitch 3000 110/50 230/70 60/30 160/50 50/30 150/50
Cascode SG 550 450 2000 650 2200 800 2400
JFET 1250 390 1800 440 1950 500 2000
4200 150 1000 80 750 60 650
N-on JFETs
BGJFET SG 600 1000 1300 600 950 490 800
1200 1200 9000 600 4500 400 3000
2500 420 1000 200 1600 140 3200
4500 90 700 40 350 30 250
Table 4
The output current densities of optimized N-o ff JFET and cascode structures
with submicron dimensions at drain voltages of 1 V and 10 V for different temperatures
27°C 150°C 250°C
Device type
Gate
drive
VGS
(2.4 V)
BV
[V]
JDS
VDS = 1 V
[A/cm2]
JDS
VDS = 10 V
[A/cm2]
JDS
VDS = 1 V
[A/cm2]
JDS
VDS = 10 V
[A/cm2]
JDS
VDS = 1 V
[A/cm2]
JDS
VDS = 10 V
[A/cm2]
N-o ff JFETs
RGJFET SG 600 2600 4900 1600 3900 1200 3400
1200 1380 3700 730 2900 600 2500
3000 290 2400 145 1300 110 900
BGJFET SG 600 3200 7700 1900 5700 1300 4700
1200 1500 7000 800 4900 550 3900
3000 210 2300 145 1300 125 910
Cascodes
RGJFET/ SG 600 2650 7400 1500 5600 1000 4250
BGJFET 1200 1200 5500 6250 4000 410 3000
3000 220 1750 105 920 75 600
BGJFET/ SG 600 2100 8200 1120 5600 760 4400
BGJFET 1200 880 5300 510 3500 360 2500
3000 90 630 90 620 70 520
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The drift region mobility degradation dominates for volt-
age designs above 1200 V while the channel barrier low-
ering dominates at lower design voltages. This is further
illustrated by the output characteristics shown in Fig. 10.
Fig. 10. Output characteristics of (a) 600 V and (b) 3.3 kV inte-
gral cascodes based on the high voltage BGJFET and controlled
by low voltage RGJFET.
It can be seen that the cascode devices display a triode
like type of the current voltage behavior at lower current
densities, which begins to resemble pentode like output at
higher current densities. The tendency towards the triode
like characteristic is also more pronounced at lower temper-
atures and the transition to the pentode like characteristics
is promoted by increased temperature. This behavior is
consistent with the existence of the potential barrier in the
channel of the LV RGJFET substructure. The transition to
the pentode behavior is due to the biasing of the gate of the
HV JFET by on-state voltage generated in the upper part
of the structure.
Fig. 11. Simulated and experimental (symbols) specific on-
resistance versus blocking voltage for various N-on and N-o ff
JFET and cascode structures with state of the art dimensions.
In Fig. 11 the specific on-resistance values for state of the
art structures including contribution of the thinned 100 µm
thick substrate are shown versus blocking voltage together
with best published experimental data for LCJFET [13],
Fig. 12. Simulated specific on-resistance versus blocking voltage
for stand-alone N-o ff RGJFET and RGJFET controlled cascode
structures with submicron dimensions.
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Fig. 13. Simulated specific on-resistance versus blocking voltage
for stand-alone N-o ff BGJFET and BGJFET controlled cascode
structures with submicron dimensions.
BGJFET [17], and DGTJFET [18] and theoretical curves
for N-on LCJFET and BGJFET structures with threshold
voltage of −50 V [5]. Finally, in Figs. 12 and 13 the
specific on-resistance values for optimized N-o ff RGJFET
and RGJFET controlled cascode and N-o ff BGJFET and
BGJFET controlled cascode are shown versus blocking
voltage. It is demonstrated that on-resistance values lower
than those for the N-on BGJFET with Vth = −50 V are
feasible for optimized N-o ff stand alone RGJFET and
BGJFET structures. It can also be seen that on-resistance
values comparable to those for the N-on BGJFET with
Vth = −50 V are feasible for optimized integral cascodes
of both investigated types especially in the voltage range
above 1.0 kV.
8. N-o ff Design and Switching
Considerations
The JFET concepts containing both the buried gate and
the top gate have the possibility of single gate or double
gate operation. In the first case only one gate is utilized
for device control while the other is connected to source
(ground). In the second case both gates are connected to
the gate unit and used in parallel. In the case when the
buried gate is connected to the source the devices have
the ability to utilize the internal body diode removing the
necessity of an external anti-parallel diode in many inverter
and converter applications. This capacity is also inherent
to the cascode concept [8].
Connecting the buried gate to the source makes switching
much faster and reduces both the charge supplied by the
gate unit and turn-off losses since the charge necessary to
charge the Miller capacitance is supplied by the main circuit
and not by the gate drive unit. The effect can be understood
as a buried grid shielding of the top gate contact so that the
Miller capacitance seen by the gate unit is greatly reduced.
The comparison of the turn-off switching characteristics of
the single gate and the dual gate switching in the case of
the N-on LCJFET structure is shown in Fig. 14. The gate
charge Qg and the turn-off losses Eo ff are 3.3 ·10−6 C and
8.3 · 10−2 J for the top gate control and 2.1 · 10−7 C and
3.5 ·10−3 J for the double gate control case, respectively.
The driving conditions are the same. The conclusion from
Fig. 14 is that the N-o ff LCJFET will necessarily suffer
from slow switching speed since it requires dual gate con-
trol in order to pass reasonable forward currents as can be
seen in Table 3.
Fig. 14. A comparison of the top gate and double gate switch-
ing characteristics of the N-on LCJFET structure with Vth =
−50 V and 16 µm cell pitch. Turn-off in inductive circuit with
RG = 50 Ω.
In Fig. 15 the same comparison is done for the N-o ff
DGTJFET structure and N-o ff LCJFET structure with cell
pitch of 10 µm. The channel length is 1.0 µm in both
cases. The gate charge Qg and the turn-off losses Eo ff are
1.6 ·10−6 C and 7.5 ·10−3 J for the DGTJFET with buried
gate control, 1.2 ·10−6 C and 1.3 ·10−2 J for the DGTJFET
with top gate control, 2.5 · 106 C and 2.2 · 10−2 J for the
DGTJFET with buried and top gate control, and 3.3 ·10−6 C
and 8.3 ·10−2 J for the N-o ff LCJFET with dual gate con-
trol under the same driving conditions. It shows that the
sacrifice of the switching speed is much less severe in the
case of the DGTJFET structure due to the much smaller cell
pitch and thus the smaller Miller capacitance attributed to
both the buried and top gates.
The turn-on of N-o ff JFET devices tends to be slow de-
pending on the very low voltage swing between the thresh-
old voltage and the maximum allowed gate voltage given
by the Vbi available for charging the gate. Due to the low
charging voltage the channel resistance plays a crucial role
in controling the speed of the turn-on process as well as
the RC constant of the device. Based on numerical sim-
ulations, the increase of the channel doping in the range
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Fig. 15. A comparison of the switching characteristics of the
N-o ff DGTJFET using the buried gate, the top gate and both
gates with a N-o ff LCJFET with 10 µm cell pitch and double
gate control. Turn-off in inductive circuit with RG = 2 Ω.
1 ·1016 cm−3 to 1 ·1017 cm−3 reduces the turn-on time (and
turn-on losses) during inductive switching of the DGTJFET
by one order of magnitude [18]. The effect of the channel
doping on the top gate capacitance and turn-off switching is
opposite, however the influence of the increased gate capac-
itance due to the increased channel doping on the turn-off
time and turn-off losses is much smaller [19]. The require-
ment of maximizing the channel doping for the increased
turn-on speed of the N-o ff device coincides with the re-
quirements for the improved high temperature operation as
discussed earlier.
Fig. 16. Turn-on and turn-off energy for N-on and N-o ff 1.2 kV
BGJFET structures with IDS = 100A/cm2, VDS = 600 V and RG =
1 Ω as a function of the channel width at 250°C.
The example of switching energy dependence on the de-
vice design is given in Fig. 16. The turn-on and turn-off
energy is shown for 1.2 kV N-on BGJFET designs with
threshold voltage values of Vth = −50 V and −10 V and
for N-o ff BGJFET design (Vth = 0 V) as a function of
channel width at switching conditions 100 A/cm2, 600 V
with RG = 1 Ω at 250°C [16]. The devices have a chan-
nel length of 1.6 µm. Switching properties and switching
losses Eon and Eo ff are related to channel doping concen-
tration, Nch and channel width, Wch as discussed above.
In addition, with conventional gate drive, the charging time
of JFET capacitances depends strongly on the available gate
driving voltage which is related to the Vth value. Because
of that the N-on BGJFET devices will have significantly
lower turn-on and turn-off losses compared to the N-o ff
design. The difference in the turn-on losses is especially
large and more than two orders of magnitude between the
N-on device with Vth =−50 V and N-o ff device. The dif-
ference in turn-off losses is at the same time about a factor
of two.
9. Summary and Conclusions
Prospects of N-o ff SiC JFET switch are studied by sim-
ulation. Several possible epitaxial switch designs are re-
viewed and compared. The influence of the device design
on the conduction and switching performance is investi-
gated in the wide range of N-on to N-o ff designs with the
threshold voltage values from −50 V to 0 V. The advan-
tages of the epitaxial JFET designs for high voltage high
temperature operation in the voltage and temperature range
of 0.6 kV to 3.0 kV and 25°C to 250°C, respectively, are
demonstrated.
The relative merits and limitations of LCJFET, BGJFET
and DGTJFET concepts are clearly demonstrated. The
stand alone RGJFET and BGJFET concepts are compared
to the integral cascode solutions. It is shown that integral
cascodes can be optimized to be competitive with and supe-
rior to stand-alone switches. It is furthermore demonstrated
that the utilization of the N-o ff JFET and JFET cascode
switch requires development of efficient gate driving meth-
ods to overcome the limitation of slow turn-on.
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Abstract— An analysis of the measured macroscopic within-
wafer variations for threshold voltage (V th) and on-cur-
rent (Ion) over several technology generations (180 nm, 100 nm
and 65 nm) is reported. It is verified that the dominant
microscopic variations of the MOSFET device can be ex-
tracted quantitatively from these macroscopic variation data
by applying the surface-potential compact model Hiroshima
University STARC IGFET model 2 (HiSIM2), which is
presently brought into industrial application. Only a small
number of microscopic parameters, representing substrate
doping (NSUBC), pocket-implantation doping (NSUBP),
carrier-mobility degradation due to gate-interface roughness
(MUESR1) and channel-length variation during the gate for-
mation (XLD) are found sufficient to quantitatively repro-
duce the measured macroscopic within-wafer variations of
Vth and Ion for all channel length Lg and all technology gen-
erations. Quantitative improvements from 180 nm to 65 nm
are confirmed to be quite large for MUESR1 (about 70%)
and Lmin(XLD) (55%) variations, related to the gate-oxide
interface and the gate-stack structuring, respectively. On
the other hand, doping-related technology advances, which
are reflected by the variation magnitudes of NSUBC (30%)
and NSUBP (25%), are found to be considerably smaller.
Furthermore, specific combinations of extreme microscopic
parameter-variation values are able to represent the bound-
aries of macroscopic fabrication inaccuracies for Vth and Ion .
These combinations are found to remain identical, not only
for all Lg of a given technology node, but also for all inves-
tigated technologies with minimum Lg of 180 nm, 100 nm
and 65 nm.
Keywords— compact model, fabrication inaccuracy, field-effect
transistor, macroscopic, microscopic, potential at channel sur-
face, silicon, within wafer.
1. Introduction
As the dimensions of metal oxide semiconductor field ef-
fect transistors (MOSFETs) are scaled down, the effects of
microscopic fabrication inaccuracies due to process vari-
ations are increasingly affecting the macroscopic varia-
tion of MOSFET performances and turn out to be in-
creasingly difficult to manage and mitigate [1]. Experi-
mental and theoretical variation analysis is normally based
on macroscopic MOSFET properties like threshold volt-
age Vth or on-current Ion. Determining the correlation of
the macroscopic variation data with microscopic MOSFET
properties, like doping concentrations, structure parame-
ters or carrier mobility, has been always a difficult task.
An important reason is that the standard Vth-based com-
pact models for circuit simulation, like BSIM4 [2], don’t
provide a sufficiently physical correlation between macro-
scopic MOSFET performance and microscopic MOSFET
parameters, so that numerical technology computer aided
design (TCAD) software has to be applied for this pur-
pose. One recent method for improving this situation is
the application of predictive technology models (PTM)
in combination with a Vth-based compact model [3], but
having the predictability already included in the compact
model is of course preferable. Many studies also fo-
cus on just one type of the macroscopic variation aspects
like Vth [4], because a comprehensive analysis of several
macroscopic-variation aspects is more difficult and hard to
accomplish.
We report an analysis of Vth and Ion variations over
3 process generations and verify that microscopic varia-
tions can be extracted by applying surface-potential com-
pact models like Hiroshima University STARC IGFET
model 2 (HiSIM2) [5], [6], which are presently in
the process of being brought into industrial application.
Only 4 microscopic parameters, which are related to
substrate doping (NSUBC), pocket-implantation doping
(NSUBP), gate-interface-roughness carrier-mobility degra-
dation (MUESR1) and channel-length variation during
gate structuring (XLD) are found sufficient to quantita-
tively reproduce within-wafer variation of Vth and Ion over
all channel length (Lg) and all 3 technology generations
with a minimum Lg of 180 nm, 100 nm and 65 nm. All
of the 3 analyzed technologies apply a pocket-implantation
technology for suppressing the performance degradations
due to the short-channel effects and are chosen from dif-
ferent manufactures to obtain a more general picture of the
technology trends.
2. Surface-Potential Compact
Models
A new generation of compact models for circuit simula-
tion, like HiSIM2 [5], [6] or PSP [7], uses a model concept
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based on the surface-potential φS in the MOSFET channel
below the gate oxide and incorporates the complete drift-
diffusion theory for the MOSFET device [6], [8]. These
surface-potential compact models replace the regional ap-
proach of Vth-based models like BSIM4 with a single equa-
tion, which is valid for all operating conditions and whose
parameters have a close correlation to the structural and
physical MOSFET parameters.
For example, the Vth variation due to the substrate dop-
ing NSUBC (called NDEP in BSIM4) of a long and
wide MOSFET, depicted for BSIM4 and HiSIM2 in Fig. 1,
Fig. 1. Comparison of Vth as a function of substrate im-
purity variations for a long and wide MOSFET as predicted
by the surface-potential model HiSIM2 and by the threshold-
voltage-based model BSIM4 for a 100 nm technology. The re-
sult with the conventional analytical Vth equation, which neglects
the pocket-implantation contributions, is also shown by a dashed
line.
with model parameters extracted from a 100 nm CMOS
technology, is obviously not correctly reproduced by the
Vth-based model BSIM4. On the other hand, HiSIM2 is
close to the standard analytical solution with a slight de-
viation explained by the fact that the analytical solution
neglects the pocket implantation. Correct scaling proper-
ties of the HiSIM2 model parameters are confirmed with
3 wafers fabricated in the same 100 nm process, but with
deliberately different substrate doping.
Figure 2 verifies, that the extraction of HiSIM2 pa-
rameters from the typically-implanted wafer’s (wafer CCC)
nominal chip is sufficient to predict the Ion−Vth charac-
teristics of the 2 differently implanted wafers, namely
wafer FFC with reduced substrate doping and wafer SSC
with increased substrate doping, by only adjusting the
respective parameter NSUBC in the HiSIM2 model ap-
propriately. This predictability of MOSFET character-
istics through adjustment of the correlated physical pa-
rameter is even true for current derivatives with respect
Fig. 2. Prediction of the inter-wafer variations of Vth and Ion due
to the microscopic variation of the substrate doping (NSUBC)
with the surface-potential-based compact model HiSIM2 for
Lg = 1 µm (a) and for Lg = 0.1 µm (b). Measurements are
shown by square symbols (wafer FFC with reduced substrate
doping), circle symbols (wafer CCC with typical substrate dop-
ing) and cross symbols (wafer SSC with increased substrate dop-
ing), respectively. The model parameter extraction has been
performed for the chip denoted by “extracted” from the wafer
denoted by CCC. The large black symbols are calculated re-
sults with the surface-potential model HiSIM2 by only vary-
ing the NSUBC parameter in the extracted model card of
parameters.
to Vgs (called transconductance gm) or Vds (called output
conductance gds) as verified in Fig. 3 for the transconduc-
tance gm.
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Fig. 3. Comparison of predicted and measured transconduc-
tance gm variations on 3 different wafers (FFC, CCC, and SSC)
with different substrate impurity concentrations (modeled with the
parameter NSUBC) for Lg = 1 µm (a) and Lg = 0.1 µm (b). The
meanings of the symbols are the same as in Fig. 2. These data ver-
ify the predictive capabilities of the surface-potential-based com-
pact model HiSIM2 even for the inter-wafer variations of the Vgs
derivatives of macroscopic I−V characteristics of the MOSFET.
3. Sensitivity of Model Parameters
and Variation-Extraction Method
For correlating the macroscopic variation of the MOSFET
characteristics to the microscopic physical MOSFET pa-
rameters of the surface-potential model, it is necessary to
determine those parameters which most sensitively influ-
ence the MOSFET characteristics.
Figure 4 shows the parameter-sensitivity analysis of sim-
ulated Vth and Ion for an 180 nm technology. The results
Fig. 4. Sensitivity of surface-potential model parameters for
the threshold voltage Vth (a), (c) and the on-current Ion (b),
(d) of NMOSFETs fabricated in a 180 nm CMOS technology.
The most sensitive parameters are different for MOSFETs with
long channel length Lg = 10 µm (a), (b) and short channel length
Lg = 0.18 µm (c), (d).
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for NMOSFETs with long channel lengths (Lg = 10 µm)
and short channel length (Lg = 0.18 µm) are listed in Fig. 5
and show a large TOX sensitivity in all cases. However,
the other sensitive parameters are different for Lg = 10 µm
(NSUBC, MUESR1, MUECB0) and Lg = 0.18 µm (XLD,
NSUBP). For the average oxide thickness (determining
variation of TOX) and the substrate-lattice quality (deter-
mining the variation of MUECB0), process control during
fabrication is known to be very good. In particular, the
average TOX variation within a wafer is usually kept much
smaller than an atomic layer, which means that variations
of the properties of the gate-oxide interface can be expected
to be of main importance in practice. Therefore, we first
restrict the variation analysis of the microscopic parame-
ters to the other 4 parameters NSUBC, MUESR1, NSUBP
and XLD, to see whether this is already sufficient for re-
producing the measured macroscopic Vth and Ion variations
on the basis of the microscopic parameters in the HiSIM2
compact model.
Fig. 5. Most sensitive model parameters from the sensitivity
analysis of Fig. 4. The sensitivity with respect to gate-oxide
thickness (TOX) is large in all cases. Other sensitive parameters
are different for long channel (Lg = 10 µm) and short channel
(Lg = 0.18 µm) MOSFETs. For Lg = 10 µm, substrate doping
(NSUBC) as well as the mobility parameters for phonon scattering
(MUECB0) and surface roughness (MUESR1) are sensitive. For
Lg = 0.18 µm, the pocket doping (NSUBP) and the fabrication-
process-related channel-length change (XLD) in comparison to
the designed channel length are sensitive.
For carrying out the extraction procedure of microscopic
variations, a typical die is first selected based on the con-
dition that MOSFETs on this die occupy a central posi-
tion in the measured Ion −Vth variation for all channel
length Lg. Then a nominal HiSIM2 reference-parameter
set is extracted, which reproduces the I −V characteris-
tics of the MOSFETs on this selected die for all Lg. The
variation of microscopic HiSIM2 parameters with respect
to this nominal parameter set is then determined from the
measured within-wafer Ion−Vth variation data according
to the 4-step procedure of Fig. 6. Taking into account
the Lg-dependence of the respective sensitivities and their
influence on the distribution shape, the microscopic varia-
tions are first determined for NSUBC and MUESR1 form
the long Lg data and then for NSUBP and XLD from the
short Lg data. By applying this method, changes in the
effective channel doping concentration and the effective
Fig. 6. Extraction strategy of the microscopic parameter variation
from the measured macroscopic Vth and Ion variation data. As the
process control is very good for oxide thickness and phonon scat-
tering, these 2 parameters are assumed to have negligible influence
on macroscopic variation and a 2 step procedure for extracting the
variation of the other sensitive parameters is applied. In the first
step the variation of substrate doping (NSUBC) and surface rough-
ness (MUESR1) are determined from the long-channel data (a).
In the second step the short-channel data (b) are used to extract
the variation of pocket doping (NSUBP) and fabrication related
channel-length change (XLD).
mobility degradation as a function of Lg in compari-
son to their long Lg values, represented by the NSUBC
and MUESR1 variations, are correctly captured with the
surface-potential model HiSIM2.
4. Microscopic-Variation Extraction
for 3 Technology Generations
The microscopic within-wafer parameter variations of
NMOSFETs for the 180 nm, 100 nm and 65 nm technology
generations have been analyzed according to the method de-
scribed in Section 3. A nominal die of each wafer has been
selected for each technology generation, based on the condi-
tion that the MOSFETs on this die occupy a central position
(determined by the median values) in the measured Ion−Vth
variation for all Lg. The HiSIM2 reference-parameter set
has then been obtained from a fit to the electrical MOSFET
characteristics on this selected die. The fitting results of the
I−V characteristics of the 100 nm technology are shown
for long and short channel length Lg in Fig. 7 as an example
for the good reproduction of the nominal electrical MOS-
FET characteristics. With this reference-parameter set, the
variation of microscopic parameters has then been deter-
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Fig. 7. Example of the parameter extraction results for the se-
lected nominal MOSFET of the analyzed 100 nm CMOS tech-
nology by fitting the parameters of the surface-potential model
HiSIM2 so that the measured I−V data (solid lines) are accu-
rately reproduced by the simulated data with the compact model
(dotted lines). Id −Vg plots are on logarithmic scale for long
Lg in (a), short Lg in (b) and on linear scale for long Lg in (c),
short Lg in (d).
mined from the measured within-wafer Ion−Vth variation
according to the 4-step procedure of Fig. 6 as explained in
the previous section.
The extracted microscopic variations are shown in
Figs. 8, 9, and 10 for the 180 nm, 100 nm, and 65 nm
technologies, respectively.
Fig. 8. Variation extraction of the most sensitive microscopic
parameters for the NMOSFETs of a 180 nm technology applying
the pocket implantation. Data points in the Ion−Vth graphs for
long (a) (Lg = 10 µm) and short (b) (Lg = 0.18 µm) MOSFETs
are plotted on a scale relative to the selected nominal measured
devices. Points show measured data and open squares show the
nominal compact model data as well as all 16 combinations of
the variation boundaries for the microscopic parameters.
Asymmetric properties of the variation boundaries re-
flect the systematic component of the within-wafer vari-
ation across the wafer. Although only measured transis-
tors down to 130 nm were available for the 65 nm tech-
nology, this has no practical negative influence on the
accuracy of the extracted microscopic parameter varia-
tions of this technology. The 2 graphs in each figure
are plotting measured long and short-channel data for
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Ion−Vth variations (points) together with simulated data
for the nominal parameter set and the 16 extreme com-
binations of the microscopic-parameter variations (open
squares).
Fig. 9. Variation extraction of the most sensitive microscopic
parameters for the NMOSFETs of a 100 nm technology applying
the pocket implantation. Data points in the Ion −Vth plots for
long (a) (Lg = 10 µm) and short (b) (Lg = 0.1 µm) MOSFETs are
plotted in the same manner as in Fig. 8.
Figures 8, 9, and 10 confirm good agreement between
measured and simulated within-wafer variations and ver-
ify that the main sources of measured Ion−Vth variations
can be correlated to the microscopic variations of just
4 physical MOSFET properties over 3 technology gener-
ations from 180 nm to 65 nm, namely, to substrate and
pocket doping concentrations (NSUBC, NSUBP), mobility
degradation due to gate-oxide surface-roughness scattering
(MUESR1), and channel-length variation due to gate-stack
structuring (XLD).
Quantitative improvements of these microscopic param-
eter variations with the technological advances in each
Fig. 10. Variation extraction of the most sensitive microscopic
parameters for the NMOSFETs of a 65 nm technology applying
the pocket implantation. Data points in the Ion −Vth plots for
long (a) (Lg = 10 µm) and short (b) (Lg = 0.13 µm, which was
the smallest measured device) MOSFETs are plotted in the same
style as in Fig. 8.
generation of advancing fabrication technologies are plotted
in Fig. 11.
Improvements for MUESR1 (70%) and Lmin(XLD) (55%),
related to gate-oxide interface and gate-stack structur-
ing have been quite large in the course of fabrication-
technology advances. On the other hand, doping-related
technology improvements, reflected by NSUBC (30%) and
NSUBP (25%), have been considerably smaller. The av-
erage gate-oxide thickness TOX seems to be well con-
trolled, to a level much below the atomic-layer thickness.
On the other hand, gate-oxide-interface properties seem to
be much more difficult to control. Consequently, the influ-
ence of gate-oxide roughness and charged interface traps on
the inversion-layer carrier mobility, captured by MUESR1,
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Fig. 11. Extracted variation trends of microscopic device param-
eters, which are most relevant for within-wafer variations of the
macroscopic NMOSFET characteristics of threshold voltage Vth
and on-current Ion, from the 180 nm to the 65 nm technology
node.
remain substantial and reflect the variability effects due to
the imperfect gate-oxide interface.
5. Conclusion
Surface-potential-based compact models can quantitatively
correlate variations of macroscopic MOSFET-performance
characteristics with microscopic variations of the physical
MOSFET parameters. The most variation-sensitive micro-
scopic parameters are substrate and pocket doping concen-
trations (NSUBC, NSUBP), the carrier-mobility degrada-
tion due to gate-oxide-surface roughness (MUESR1) and
effective channel length due to the gate structuring (XLD).
Quantitative analysis of Ion−Vth variation data for NMOS-
FETs over technology nodes from 180 nm to 65 nm, ap-
plying the pocket-implantation technology, confirms that
microscopic parameter variations have been continuously
improved. The magnitude of these improvements could
be extracted from the measured MOSFET-performance
data, quantitatively amounting to 70%, 55%, 30% and
25% improvement for MUESR1, Lmin (XLD), NSUBC and
NSUBP, respectively. The gate-oxide thickness variation
is found negligible for the within-wafer variation of Ion
and Vth, but the effect of gate-oxide surface-roughness vari-
ations, including the effect of trapped charges, is found to
be substantial.
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Paper Analysis of the Dispersion
of Electrical Parameters and Characteristics
of FinFET Devices
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Abstract— Extensive numerical simulations of FinFET struc-
tures have been carried out using commercial TCAD tools.
A series of plasma etching steps has been simulated for dif-
ferent process conditions in order to evaluate the influence of
plasma pressure, composition and powering on the FinFET to-
pography. Next, the most important geometric parameters of
the FinFETs have been varied and the electrical characteristics
have been calculated in order to evaluate the sensitivity of the
FinFET electrical parameters on possible FinFET structure
variability.
Keywords— FinFET, line edge roughness, parameter variability,
plasma etching, technology computer aided design (TCAD).
1. Introduction
As the dimensions of MOS transistors are shrunk, the close
proximity between the source and drain reduces the ability
of the gate electrode to control the potential distribution and
the flow of current in the channel. Undesirable short chan-
nel effects (SCE) induce higher subthreshold slope, thresh-
old voltage roll-off, and punch-through between the drain
and source. Multi-gate MOS SOI transistors, e.g., fin field
effect transistors (FinFETs), are expected to be promising
candidates for the next generation CMOS devices [1]. Be-
cause of their structure, FinFETs suppress short channel
effects thus leading to further improvement of CMOS cir-
cuit performance [2].
However, small-size FinFETs are sensitive to technological
process variations, which disturb the electrical character-
istics and lower manufacturing yield. Numerical simula-
tion and modeling of the effect of process parameter mod-
ifications and random variations becomes a very relevant
task. In the presented work, key processes of fin forma-
tion, and their influence on manufacturing yield have been
discussed. A methodology of plasma modeling and sim-
ulation for advanced silicon devices has been presented.
Different plasma-related effects (such as loading effects,
sidewall bowing and aspect ratio dependent etching) oc-
curring during fin formation and affecting the fin size and
shape have also been explained. Finally, the influence of
polysilicon overetch on FinFET performance is discussed.
2. Process Simulations
Most plasma etch processes are based on either dc discharge
or radio frequency (RF)-excited plasma, typically driven at
a frequency of 13.56 MHz. During such discharge, elec-
trons, ions, and reactive species are generated mainly in the
bulk of the plasma. Three fundamental reactions may occur
when an ion strikes a molecule: electron attachment, ion-
ization and dissociation. The ions are transported towards
the surface via a sheath area and impinge on the surface.
The fidelity of pattern transfer during etching depends on
important process characteristics, that is ion-energy distri-
bution functions (IEDFs) and ion-angular distribution func-
tions (IADFs). Theoretical study of sheath phenomena is
therefore critical to developing appropriate models that will
increase understanding of the influence of reactor condi-
tions on plasma etching behavior. The IEDFs and IADFs
are calculated using the Monte Carlo (MC) method.
A key aspect for fin formation is the anisotropy of the re-
active ion etching (RIE) process. It is directly responsible
for the shape and size of the fin area. The RIE process
conditions have been chosen to etch a fin with the height
of 60 nm and width of 20 nm as the reference model shown
in Fig. 1(a). We have used CF4 plasma with the compo-
sition of gas 69 a.u./ion 19 a.u. under 100 mTr pressure
and excited by a 50 V(dc)/55 V(ac) power source. How-
ever, the plasma etching process gives rise to a number of
undesirable effects, which may be noticed, if the fin side-
wall is enlarged (Fig. 1(b)). First, a random distortion of
the sidewall edge may be observed. This phenomenon is
called surface roughness and may play a significant role in
FinFET device performance. The fin surface roughness is
caused by charging effects in the plasma. Other plasma-
related effects that have to be taken into account during
fin formation are the so-called loading effects. They occur
when the total area of the material exposed to the etchant
decreases. This occurs obviously in the vicinity of the cor-
ners between the buried SiO2 layer and the sidewalls of the
projected fin. Then the reactive species become consumed.
and the etch rate decreases, making the process lose its
anisotropic character. The resulting fin sidewall becomes
rounded instead of being perpendicular to the substrate.
The following parameters of the RIE process and their in-
fluence on the FinFET profile have been considered: gas
pressure, gas composition and plasma powering.
2.1. Gas Pressure
The pressure of the gas in the chamber strongly influences
the spatial distribution of the active plasma. As shown in
Fig. 2 (obtained using the MC method), at lower pressures
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Fig. 1. Fin cross-section after RIE process: (a) overall view, (b) details of the fin sidewall topography: surface roughness at the
sidewalls and surface roundings at the corners.
the gas flow acts as an anisotropic beam while at higher
pressures spontaneous ion-molecule collisions make the gas
flow more like an isotropic cloud. Apart from weaker etch-
ing anisotropy the increased gas pressure lowers the etching
rate.
Fig. 2. Ion angular distribution for different chamber gas pres-
sures calculated using the MC method.
The weak anisotropy at higher pressures is followed by
lower quality of the patterning. For example, it influences
the ratio between the projected fin height and the calculated
width of the silicon area etched via the window opened in
the mask. However, the effect of the lower etching rate
seems to be somewhat ambiguous, because it may be help-
ful for better control of the total layer thickness etched.
In our case the change of plasma pressure from 25 to
100 mTr has had approximately the same effect on the fin
Table 1
Finwidth versus chamber gas pressure
Pressure [mTr] Ratio Rate [nm/min] Finwidth [nm]
25 3.8 647 25
100 3.46 661 20
300 2.92 587 16
profile as the pressure variation from 100 mTr to 300 mTr.
The effect of the gas pressure on the etching rate is illus-
trated in Table 1.
2.2. Gas Composition
The RIE processes with three types of gas mixtures,
i.e., gas 69 a.u./ion 19 a.u. (CF4); gas 96 a.u./ion
19 a.u. (SF6) and gas 80 a.u./ion 80 a.u. (HBr) have been
evaluated. The results are shown in Table 2. We have con-
sidered the neutral to ion flux ratio: the lower the neutral
to ion flux ratio the better the anisotropy thus the fin area
obtained using HBr is thicker than the one obtained using
SF6 or CF4.
Table 2
Finwidth versus gas and ion composition
Gas/ion [a.u.] Ratio Rate [nm/min] Finwidth [nm]
69/19 3.46 661 20
96/19 3.03 598 17
80/80 4.86 730 34
In Fig. 3 the fin etch by gas/ion 80/80 a.u. has been
shown. The effect of bowing of the sidewalls in the etched
profile is visible. It may be induced by ion deflection (ion
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Fig. 3. Fin sidewall bowing.
trajectory distortion) in very narrow spaces between the
fins. The angular distribution of ions impacting and sub-
sequently scattered by the etching feature is expected to be
the primary cause of non-vertical sidewalls.
2.3. Plasma Powering
Three different powering configurations have been tested.
The results are shown in Table 3. In general, increasing
power leads to higher etching rate and anisotropy. How-
ever, we have found maxima of the etching rate as well as
of the anisotropy for V (dc) potential 50 V and V (ac) poten-
tial 55 V, respectively. Higher V (dc) and V (ac) potentials
result in lower etching rates and ratios. The maximum etch-
ing rate is limited either by the chemical reaction rate at
the surface or the flow of arriving ions. Higher potentials
result in spontaneous collisions thus decreasing anisotropy.
Table 3
Finwidth versus power settings
V (dc)/V (ac) [V] Ratio Rate [nm/min] Finwidth [nm]
20/25 3.27 615 20
50/55 3.46 661 20
100/105 3.18 611 19
Therefore, anisotropic etch is controlled by the shadow-
ing effect and the directionality of the incoming ions. The
lower V (dc) potential is responsible for domination of the
isotropic chemical etch.
3. Device Simulations
In order to estimate the variability of fin dimensions in the
FinFET caused by the RIE process dispersion Synopsys
Sentaurus Structure Editor and Sentaurus Device applica-
tions have been used.
A three-dimensional FinFET model has been built (Fig. 4).
The structure has been created on a SOI substrate with
60 nm p-type device layer (boron conc.= 1 · 1016 cm−3).
Source and drain have been doped with arsenic (conc.=
5 · 1019 cm−3). Fin dimensions are as follows: Finwidth =
20 nm, Finheight = 60 nm. Over the fin a thin (2 nm)
HfO2 gate dielectric layer has been deposited. Over the
gate dielectric silicon nitride spacers have been formed thus
defining Gatelength = 25 nm. The polysilicon layer has been
heavily doped with arsenic (conc.= 1 ·1020 cm−3).
Fig. 4. FinFET structure: (a) details of the fin, (b) details of the
spacer.
The electrical characteristics and parameters of the FinFET
have been calculated in order to evaluate the influence of
RIE dispersion on the device operation as a switch for inte-
grated circuit applications. The FinFET has been biased as
follows: gate-source voltage VGS = −0.5 V − 1 V, drain-
source voltage VDS = 0.1 V. An example of the obtained
ID(VGS) transfer characteristics is shown in Fig. 5.
The following electrical parameters have been taken into
account: threshold voltage (VT ), transconductance (gM),
and subthreshold swing (SS). Table 4 presents the vari-
ation of the FinFET electrical parameters due to Finwidth
change. The following remarks may be formulated. Firstly,
the threshold voltage values are very low. They result di-
rectly from the shape of the ID−VGS curves and are related
to the non-optimized gate stack structure. Due to the very
low (in terms of the gate-stack structure) channel doping
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Fig. 5. FinFET ID−VGS characteristics for a series of fin widths.
concentration in the fin area the FinFETs can be switched
off only by negative gate bias. Nevertheless, one may eas-
ily notice an improvement of the subthreshold slope with
a decrease of the Finwidth. This is most likely due to the fact
that in narrow FinFETs the gate control over the channel
conduction is better [3].
Table 4
FinFET electrical parameters for different values
of Finwidth
Finwidth [nm] VT [V] gM [µS] SS [mV/dec]
16 −0.102 133.1 67.8
20 −0.104 134.3 70.8
24 −0.106 126.1 73.9
As shown in Fig. 4 the polysilicon gate has been created us-
ing the silicon nitride spacers. Spacer lithography technol-
ogy is attractive for overcoming the limits of conventional
lithography techniques in terms of pattern fidelity and crit-
ical dimension (CD) variation. Simulations of the spacer
lithography variations causing Gatelength variations have
been also carried out. The results are shown in Table 5.
Table 5
FinFET electrical parameters for different values
of Gatelength
Gatelength [nm] VT [V] gM [µS] SS [mV/dec]
20 −0.109 112.4 73.3
25 −0.104 134.3 70.8
30 −0.088 189.5 69.2
It may be noticed, that as expected a decrease of Gatelength
leads to the threshold voltage lowering. It may be also
stated, that the shortening of the gate induces lowering of
the transconductance. This somewhat unexpected FinFET
behavior has been caused by the method to generate device
structures considered in this paper. We have assumed that
the distance between the heavily doped source and drain
areas is constant. Different values of the Gatelength pa-
rameter have been obtained by the variation of the spacer
thickness. However, an increase of the latter (and decrease
of the Gatelength) induces large increase of the series resis-
tance. This, in turn, strongly degrades current conduction
and transconductance.
4. Results and Conclusions
The ultra-thin fin formation with good uniformity is still
a challenging task for FinFET manufacturing. The uni-
formity of silicon fin width (Finwidth) is especially critical
for the FinFET because its variation may cause a change
in channel potential and subband structure, which governs
short-channel behavior and quantum confinement effects
of inversion charges. Also if Gatelength/Finwidth ratio is
smaller than 1.5, drain induced barrier lowering (DIBL),
subthreshold swing, and off-state leakage current increase
significantly. Thus, a small change of fin width may result
in large variation of device characteristics for short gate
lengths [4].
It has been shown, that non-optimized FinFET structure
leads to a number of undesired effects, e.g., incorrect
threshold voltage and degraded I−V characteristics.
It has been also shown in our paper that the uniformity of
silicon fin width strictly depends on the RIE parameters,
such as pressure, gas composition, and RF power. There-
fore, a precise control of these parameters during process
is critical.
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Abstract— Over the last decade there has been a signif-
icant amount of research dedicated to finding a suitable
high-k/metal gate stack to replace conventional SiON/poly-Si
electrodes. Materials innovations and dedicated engineering
work has enabled the transition from research lab to 300 mm
production a reality, thereby making high-k/metal gate tech-
nology a pathway for continued transistor scaling. In this
paper, we will present current status and trends in rare earth-
based materials innovations; in particular Gd-based, for the
high-k/metal gate technology in the 22 nm node. Key issues
and challenges for the 22 nm node and beyond are also high-
lighted.
Keywords— gadolinium silicate, interfacial layer, lanthanides,
rare earth oxides.
1. Introduction
A 32 nm process technology, including a high-k dielectric
and metal-gate has been announced [1]–[5]. The equiv-
alent oxide thickness (EOT) of the high-k dielectric has
been reduced from 1.0 nm on 45 nm node to 0.9 nm [1]
on the 32 nm process, while gate length has been reduced
to 30 nm. Transistor gate pitch continues to scale 0.7× ev-
ery two years – with 32 nm providing the tightest gate pitch
in the industry. The key industrial players are Intel Cor-
poration, IBM alliance (with AMD, Chartered, Freescale,
Infineon, Samsung, ST and Toshiba), TSMC, NEC, Pana-
sonic in collaboration with Renesas. Different integration
strategies have been employed by various parties involved,
namely a replacement gate [6], [7] or a conventional gate-
first approach [8], [9]. In the latter, the gate stack is formed
before the source and drain, as in a conventional com-
plementary metal oxide semiconductor (CMOS) process,
while the former is a gate-last approach. Moving beyond
the planar transistor, IBM, AMD, Freescale and Toshiba
have recently presented a fin field effect transistor (Fin-
FET) with high-k and metal gates for the 32 nm node and
beyond [3].
A static random access memory (SRAM) cell was devised
at areas down to 0.128 µm2. Using 22 nm design rules,
the cell was fabricated using a CMOS process flow and
e-beam lithography. In the cell, fin pitch was 80 nm, gate
pitch 110 nm and physical gate length 30 nm. To enable
high-k and metal gates, chemical vapour deposition (CVD)-
based HfO2, physical vapour deposition (PVD) TiN and
polysilicon were deposited on the fin portion of the device.
TSMC has also announced a 32 nm process [4], which
includes a high-k/metal-gate scheme based on a gate-first
technology. A 0.15 µm2 SRAM cell was developed by
using a Hf-based material and 193 nm immersion lithogra-
phy with a numerical aperture of 1.35. The high-k material
has been scaled to 1 nm, at 30 nm physical gate length and
130 nm gate pitch. The team of NEC and Toshiba Corpora-
tion has developed a 32 nm process, with a single-exposure
lithography technology and a gate-first high-k/metal-gate
process [5]. They demonstrated a SRAM cell of 0.124 µm2
and a gate density of 3650 KGate/mm2. From the relevant
publications and press releases, it is evident that Hf-based
dielectrics are retained for the 32 nm node leaving other
dielectrics for consideration at further technology nodes.
Physical gate length scaling, from 35 nm, in the 45 nm
generation, to 30 nm in the 32 nm generation, is enabled
by high-k dielectric scaling and shallow junction engineer-
ing [10].
Low standby power (LSTP) technology requirements in the
near term years according to the International Technology
Roadmap for Semiconductors (ITRS) [11] are listed in Ta-
ble 1. As can be seen, more aggressively scaled EOT is
required in order to reach the specification for the 22 nm
node. This leads to stringent control of interfacial oxide
layer, either by reducing its thickness or by increasing its
k-value. A good interface requires either that the oxide
is amorphous, or that it is epitaxial and lattice-matched
to the underlying silicon [12]. Amorphous oxides repre-
sent a low-cost solution; nonetheless, the challenge is to
keep these materials amorphous even after post-deposition
high temperature processing in order to avoid increased
surface roughness and additional leakage due to the for-
mation of grain boundaries, as shown in many investiga-
tions [13]–[16]. Another approach is based on the devel-
opment of epitaxial metal oxides grown directly on silicon
surfaces [12]. It is known that for given values of MOS
leakage current and insulator thickness, the dielectric con-
stant, k, and the offset value between oxide and silicon en-
ergy bands, ∆E , are bound roughly by a hyperbolic relation
k ·∆E = CE , where CE is a constant. Engstrom et al. [17]
have suggested that a value of CE ≈ 70 eV is necessary
for the 22 nm bulk LSTP node, while the corresponding
figure for silicon-on-insulator (SOI) technology is in the
range of 30–40 eV. Rare earth (RE) oxides offer interesting
properties to fulfil such requirements: a high dielectric con-
stant [17], a high band gap and suitable band offsets with
respect to Si [18], sufficiently high breakdown strength,
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Table 1
Low standby power technology requirements – near term years [11]
Year in production 2008 2009 2010 2011 2012 2013 2014 2015
MPU/ASIC metal 1 12 pitch [nm] (contacted) 59 52 45 40 36 32 28 25
Physical length gate for high performance logic [nm] 29 27 24 22 20 18 17 15
Physical gate length for LSTP (Lg)
Extended planar bulk and DG [nm] 38 32 29 27 22 18 17 15
UTB FD [nm] * * * * * 20 18 17
EOT
Extended planar bulk [nm] 1.6 1.5 1.4 1.3 1.2 1.1 * *
UTB FD [nm] * * * * * 1.2 1.1 1.0
DG [nm] * * * * * * * 1.1
Maximum gate leakage current density (Jg,limit)
Extended planar bulk [mA/cm2] 81 94 110 120 140 150 * *
UTB FD [A/cm2] * * * * * 150 170 180
DG [A/cm2] * * * * * * * 190
* delineate one of two time periods: either before initial production ramp has started for ultra-thin body fully depleted
(UTB FD) SOI or double-gate (DG) MOSFETs, or beyond when planar bulk or UTB FD MOSFETs have reached
the limits of practical scaling.
extremely low leakage current, and well-behaved interface
properties. Their key advantages for advanced CMOS are:
– thermal stability;
– a feature to shift the work function of a metal gate to-
wards n-type and thus engineer a transistor threshold
voltage [19], [20];
– a reduction of the low-k interfacial layer (IL) thick-
ness.
An important consideration in choosing an alternative
high-k dielectric is its compatibility with Si, and metal sil-
icates have attracted much recent attention [21]–[23]. The
presence of silicon leads to improved metal oxide/silicon
interface stability and reduced leakage currents. This in
turn has generated interest in the deposition of lanthanide
silicates, such as Gd-silicate [24], La-silicate [25], Pr-
silicate [26], [27]. A silicate formation is known to occur
when a rare earth oxide is in contact with a Si-containing di-
electric or a silicon substrate in the presence of oxygen [23].
As such, it can be used to consume the typical SiO2-like
interfacial layer between high-k and silicon substrate or to
enhance its k-value. In this paper, we will show that RE sili-
cate formation is one of the possible pathways towards scal-
ing beyond the 22 nm node. In particular, our recent work
on optimization of GdSiO-based gate stack is reviewed and
results presented on thermal stability and mechanisms of
silicate formation.
2. Rare Earth Oxides and Silicates
Rare earth oxides are attractive materials for gate dielec-
tric application, and in particular the lanthanide oxides
group (LnO’s). Lanthanides refer to a series of 15 ele-
ments from La to Lu in the periodic table, which have sim-
ilar but gradually changing characteristics [28]. The LnO’s
can have different stoichiometries due to the multiple oxi-
dation states (+2, +3, and +4) of the metals. This leads
to oxides with different structural phases including two cu-
bic phases, namely, the calcium fluoride structure for the
Ln(IV) only, and the bixbyite structure for Ln(III) [29].
Lanthanide oxides with more than one valence state are
not the best choice for CMOS processing because of the
coexistence of phases with different oxygen contents and
possible transformations between them, or even the occur-
rence of mixed valence-state structures [30], [31]. A sum-
mary of the key properties of RE LnO’s is given in Table 2
([17], [29] and references therein). Those deemed suitable
for application are now described.
The RE oxides, such as La2O3 [32], [33], Pr2O3 [34]–[37],
Gd2O3 [38], and Nd2O3 [39], [40] have been investi-
gated. They are good insulators due to their large band
gaps, high dielectric constants (13–16 for Gd2O3, 25–30
for La2O3 [17], 15–25 for Pr2O3 [41]) and good thermo-
dynamic stability on silicon even at high temperatures, i.e.,
when heated in contact with silicon will not directly re-
act to form silicide, metal, or silicon oxide [42]. Another
attractive feature of Pr2O3, Gd2O3, and Nd2O3 is their rel-
atively close lattice match to silicon (2aSi = 1.090 nm),
which offers the possibility of epitaxial growth, eliminat-
ing problems related to grain boundaries in polycrystalline
films.
Silicate formation of binary lanthanide oxides in contact
with SiO2 has been the subject of many studies [24], [40],
[43]–[46] whereby the SiO2 IL is consumed during a high
temperature step. The process has been demonstrated for
La2O3 [47], [48] or Gd2O3 [49], [50] deposited on SiO2.
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Table 2
Properties of RE Ln2O3 oxides [17], [29]
Compound Structure a[A˚] c[A˚] Band gap [eV] Dielectric constant
Er2O3 Bixbyite 10.548 5.3, 5 13
La2O3 Bixbyite 11.327 5.5, 6 25, 27–30
La2O3 A type polymorph Hexagonal 3.937 6.129 5.5 25
Nd2O3 Bixbyite 11.08 4.4 16
Nd2O3 A type polymorph Hexagonal 3.829 5.997 4.4 16
Sm2O3 Bixbyite 10.92 5 13, 11.4–15
Ho2O3 Bixbyite 10.606 5, 5.2 13.1
Gd2O3 Bixbyite 10.813 5.3, 6.4 13.7, 13.6
Dy2O3 Bixbyite 10.665 4.9 13.1
Lu2O3 Bixbyite 10.391 5.4, 6 12.5
Pr2O3 Hexagonal 3.857 6.916 4.6 14.9, 25.4 [41]
The extent of silicate formation depends on temperature,
time (spike anneal) and the ion radius of the RE element
[31], [51], [52]. A unique property of RE elements is “lan-
thanide contraction”, a term which refers to the observation
that the ion radii of rare earth elements decrease gradually
as the atomic number increases. The quantity of Si-O-Ln
bonds increases as the post-annealing temperature rises, and
this increase depends strongly on the ion radii of the RE
elements. As a result, metal-oxides with larger ion radii
easily form LnSiO (silicate) layers. An alternate explana-
tion can be deduced from thermodynamic arguments [52].
Furthermore, the quantity of Si-O-Si bonds increases after
annealing independent of the element.
Rare earth oxide and silicate films have been deposited by
various methods including atomic and electron beam evap-
oration [24], [38], [49], [50], [53], molecular beam epi-
taxy (MBE) [40], metal organic chemical vapour deposition
(MOCVD) and atomic layer deposition (ALD) [33], [35],
[54], [55]. CVD and ALD techniques allow the controlled
growth of highly conformal films on planar and high-aspect
ratio substrates. Recent developments in precursors for the
MOCVD and ALD of lanthanide oxides LnOx and silicates
LnSixOy (Ln = Pr, Gd, La and Nd) have been described
in [55], with emphasis on the effect of the precursors molec-
ular structure on process chemistry and layer purity.
3. GdSiO: High-k Material
for the 22 nm Node
3.1. Gd2O3 Studies
The Gd2O3 layers have been studied extensively [38], [52],
[56]–[58]. Gd2O3 has been deposited by MOCVD [57],
anodic oxidation [59], thermal oxidation [60], [61], MBE
[62], [63], e-beam evaporation [49], [50] and ALD [55],
[64], [65]. The use of Gd2O3 dielectric layers has been
reported for Si [52], [63] and III-V compounds, such as
GaN [66], [67] and GaAs [68], [69]. Based on thermody-
namic consideration, Gd2O3 formed according to equation
2Gd2O3 + 3Si = 4Gd+ 3SiO2 with ∆G > 100 kJ, is ex-
pected to be stable on Si up to 1000°C [42]. Furthermore,
Gd is a single valence metal ion (+3); therefore it forms
only a single oxide (Gd2O3) from the reaction with oxygen.
This oxide does not exhibit any intermediate metastable
states while reacting with oxygen. The effective dielectric
constant of the Gd2O3 films is in the range of 7–23 [57].
The reported values for a band gap vary from 5.2 eV [70],
[71], 5.3 [29], to 6.4 [17]. The conduction and valence
band offsets to Si are larger than 2 eV [62], [71]. The lat-
tice parameter of Gd2O3 in its bixbyite phase is 1.081 nm
(Table 2), while Si has a lattice constant aSi of 0.545 nm,
where 2× aSi is 0.4% larger than aGd2O3 , which allows for
epitaxial growth.
There are reports on electrical properties of epitax-
ial Gd2O3 thin films grown by MBE [62], [72], with
EOT< 1 nm and leakage current density below 1 mA/cm2.
As can be seen from Table 1, these numbers exceed
the requirements for LSTP application predicted for 2012.
A careful control of the thermodynamic parameters, such
as oxygen chemical potential allows the interface layer
change from oxide-like to a silicate-like, and thus leads to
larger k and lower leakage for the latter one [62]. The im-
pact of rapid thermal anneal (RTA) on structural and elec-
trical properties of crystalline Gd2O3 layers grown on Si has
been discussed in [73]. Any degradation of the layers
can be significantly reduced by capping with amorphous-Si
prior to RTA.
3.2. Academic Cluster Work
The so-called Academic Cluster comprises of four mem-
ber institutions, namely – Chalmers University of Tech-
nology (Sweden), AMO GmbH (Germany), Tyndall Na-
tional Institute (Ireland) and Liverpool University (UK).
We have recently reported an optimized process based on
GdSiO for the gate dielectric, consistent with the 22 nm
LSTP target [49]. The Gd2O3 layers are deposited by
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e-beam evaporation [49], [50] and atomic layer deposi-
tion [64], [65] on different interfacial silicon dioxide layers
(thermal ∼1–4 nm, and native ∼1 nm). Detailed mate-
rial properties of the layers are assessed by variable angle
(65–75°) spectroscopic ellipsometry (VASE), medium en-
ergy ion scattering (MEIS), X-ray diffraction (XRD), high
resolution transmission electron microscopy (HRTEM) and
X-ray photoelectron spectroscopy (XPS). Electrical charac-
terization including capacitance-voltage and current-voltage
techniques is conducted on metal insulator semiconduc-
tor (MIS) capacitors with TiN and Au electrodes. The for-
mation of gadolinium silicates has been achieved by RTA
annealing of various Gd2O3/SiO2 gate stacks in the tem-
perature range of 800 to 1050°C and anneal time 1–100 s.
Fig. 1. (a) HRTEM images of Gd2O3/SiO2 gate stacks as-
deposited by ALD (top) and after RTA at 1000°C for 1 s in
N2 (bottom); (b) C-V plots of corresponding MIS devices (Au/hi-
k/SiO2/Si(100)).
The HRTEM images of ALD Gd2O3/SiO2 gate stacks
as-deposited and after the RTA @1000°C are shown
in Fig. 1(a). The high-k dielectric is deposited in amor-
phous form. Following a 1000°C anneal for 1 s, the inter-
mixing is complete resulting in a 4.6 nm amorphous GdSiO
layer. The consumption of interfacial SiO2 layer is evident
after RTA anneal. More importantly, the silicate reaction
causes an increase of accumulation capacitance in the as-
sociated C−V plots (Fig. 1(b)), and hence the capacitance
equivalent thickness (CET) of the gate stack is reduced af-
ter RTA. Furthermore, k is ∼ 16 and amorphization of the
film annealed at 1000°C reduces the leakage current den-
sity (9.9 ·10−7 Acm−2) by an order of magnitude compared
to the 900°C sample [65].
Fig. 2. (a) CET/total deposited thickness versus thi−k/tIL ratio
and (b) leakage versus CET for various Gd2O3/SiO2 gate stacks
deposited by ALD and e-beam evaporation, on thermal (T) or
native oxide (N). I-VI refer to different runs, i.e., various thi−k/tIL
ratios.
Various ratios of the physical thicknesses of the
Gd2O3/SiO2 (thi−k/tIL) gate stack have been explored [64]
as shown in Fig. 2. By plotting CET/(thi−k + tIL) versus
thi−k/tIL for 1 s anneal time, it can be seen that a value
thi−k/tIL ∼ 2− 2.5 gives the optimal scaling, that is, the
smallest CET of the GdSiO gate dielectric stack. However,
this observation needs to be taken equally with the effects
of mechanisms involved during RTA anneals on scaling,
that is, the way the RTA is performed has shown to be of
crucial importance [49]. Specifically, for the same thick-
ness ratios achieved by two deposition processes, e-beam
evaporation and ALD, different scaling/CET can be seen
after RTA from Fig. 2(b). For ALD processes, RTA was
performed in an inert ambient (N2 or Ar) – RTA1, while
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for e-beam evaporation in addition to RTA1, an inert gas is
used but with open vacuum valve referred to as RTA2 [49].
GdSiO formation at 900°C by RTA1 results only in slight
reduction of CET and this is found to be due to residual
oxygen in the process chamber that can diffuse through the
films and react at the Si/SiO2 interface. This is a parasitic
effect rather than an intrinsic feature of RTA1; as a result,
CET cannot be further reduced as IL re-growth counteracts
the consumption due to silicate formation. This explains
an increased CET for ALD deposited stacks. The use of
RTA2 with open vacuum valve was seen to cause signif-
icant reduction of IL re-growth and thus consumption of
the IL dominates during silicate formation which further
enhances scaling. Using the RTA2 in combination with
a preceding post deposition annealing (PDA) treatment en-
abled to achieve GdSiO gate stack with an EOT of 1.3 nm
and j = 0.02 Acm−2, in line with ITRS LSTP targets for
the 22 nm node [49]. This stack can be optimized further
for scaling requirements beyond the 22 nm node as GdSiO
has been successfully introduced into fully functional SOI
n-MOSFETs with TiN metal gate electrodes [74].
3.2.1. Thermal Stability and Mechanism
of GdSiO Formation
The thermal behavior of these Gd2O3/SiO2 gate stacks can
be assessed by plotting MIS device leakage current and
CET versus RTA process temperature as shown in Fig. 3(a)
and Fig. 3(b), respectively. It can be seen that very low
leakage currents (< 10−7 A/cm2) are obtained for stacks de-
posited by both techniques (evaporation and ALD), in par-
ticular when there is a thermal oxide as an IL. Furthermore,
an increase from 900°C to 1000°C does not compromise
the leakage current; it is further reduced. The observed
trend is a significant reduction of the capacitance equivalent
thickness after annealing as outlined in Fig. 3(b). When
observing the RTA time series, very low leakage currents
of ∼ 10−9 A/cm2 were obtained for 10 s and 100 s anneal
time (Fig. 3(a)), however the CET is largely increased after
100 s anneal (Fig. 3(b)). The CET is reduced further when
anneal time varies from 1 to 10 s.
Oxygen has been found to diffuse into the film eliminating
oxygen vacancies, but Si diffusion was absent after oxy-
gen and vacuum annealing at temperatures up to 800°C for
GdSiO films on Si(100) [75]. It has been suggested [23]
that silicate formation for rare earth based materials oc-
curs through inter-diffusion with underlying SiO2 to form
silicates, rather than by diffusion of Si and subsequent oxi-
dation, as this can explain absence of silicates when capped
structures are used [76]–[78]. It seems that excluding oxy-
gen and preventing the oxidation of the silicon substrate
can prevent silicate formation. There are also reports on
GdSiO gate dielectric films deposited on Si(001) substrates
using UHV (ultra high-vacuum) e-beam evaporation from
pressed-powder targets [24]. These films were amorphous
as deposited and remained amorphous when annealed to
temperatures up to 900°C, and showed k ∼ 16 and low
leakage currents of 5.7 ·10−3 A/cm2 at 1 V.
Fig. 3. (a) Leakage current and (b) CET versus anneal temper-
ature for various Gd2O3/SiO2 gate stacks deposited by ALD and
e-beam evaporation.
For the ALD Gd2O3/SiO2 gate stacks discussed here, an-
nealing causes substantial reordering of the layers and the
effects are apparent by plotting the MEIS energy spectra
as depth profiles for Gd, Si and O shown in Fig. 4(a).
It can be seen that higher temperatures drive more silicon
into the high-k layer. The source of the incorporated Si is
likely to be from inter-diffusion with the native SiO2 layer,
with some contribution from the substrate [65]. Diffraction
patterns (XRD) from samples annealed in the temperature
range from 800–1050°C contain a peak at 28.6° referring to
cubic Gd2O3. The most pronounced peaks, corresponding
to the highest level of crystallinity in the films, occur around
900°C to 950°C. The MEIS and XRD results suggest that
two competing mechanisms occur during annealing [65].
The ALD Gd2O3 layer crystallizes into the cubic phase
at all temperatures studied and the extent of crystallinity
increases with increasing temperature. The second mecha-
nism is the diffusion of Si into the layer. As Si is swept into
the polycrystalline Gd2O3 the crystalline grains become
amorphised. This reduces the thickness of the crystalline
layer and thus the intensity of the XRD diffraction features.
Crystallisation dominates at lower temperatures and silicate
formation dominates at higher temperatures. It follows that
the final state of a film after annealing depends on the film
thickness as well as the anneal temperature and duration,
as expected for a diffusion driven process [23].
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Fig. 4. (a) MEIS and (b) XRD profiles for ALD grown Gd2O3/
SiO2 gate stacks under different RTA conditions [65].
Fig. 5. HRTEM image of ALD bi-layer structure Gd2O3/
GdSiO/SiO2 after RTA at 1000°C for 1 s in N2.
Figure 5 depicts the case when, even after 1000°C anneal,
the layer is not fully transformed into the silicate but con-
tains bi-layer structure due to the initially deposited thicker
(∼ 8 nm) Gd2O3 film. Note also that the interfacial SiO2
layer is present after the anneal. Similar has been observed
for other RE based silicates [23], [50], [52].
3.2.2. Band Offsets for GdSiO
An insight into the energy band line-ups of ALD GdSiO
gate stacks is provided by XPS measurements. The onset
of the excitation from the valence to conduction bands can
be observed at an energy corresponding to the band gap
energy below the XPS O 1 s core signal [79], [80]. From
the threshold energy of an energy loss spectrum for O 1 s
photoelectrons, the bandgap of GdSiO is determined to be
6.3 eV [81]. The measured XPS valence band spectrum
for GdSiO/SiO2/Si is shown in Fig. 6(a). The valence
band offset between GdSiO and Si is determined by eval-
uating the energies of the valence band maxima of GdSiO
and Si. These energies were determined by analytically
finding the intersection of the regression-determined line
segment defining the leading edge of the valence band
and the flat energy distribution curve [82], and taking into
account charging effects on the XPS spectra [83], [84].
Fig. 6. (a) The XPS valence band spectrum and (b) the band
diagram of ALD GdSiO/SiO2/Si(100) structure.
The values of 2.31 eV for GdSiO and 0.01 eV for Si(100)
are estimated. The difference of these values corresponds to
a valence band offset of 2.3 eV. Thus the conduction band
offset is 2.9 eV. The resulting energy band alignment for
a GdSiO/SiO2/Si(100) is shown in Fig. 6(b). The results are
comparable to the ones published by Hattori et al. [85] for
Gd2O3/silicate/SiO2/Si, where Eg = 6.4 eV, ∆EV = 2.2 eV
and ∆EC = 3.1 eV. For advanced CMOS application, the
band offsets to Si above 2 eV and roughly equal (∆EC ≈
∆EV ) represent one of the most desirable features for future
gate stack.
4. Beyond the 22 nm Node
Recent reports indicate that lanthanum-based ternary ox-
ides are likely to have major role in meeting the ITRS
requirements for scaling beyond the 22 nm node [86]. The
growth methods proposed include molecular beam deposi-
tion (MBD) [87], [88], pulsed laser deposition (PLD) [89],
or ALD [90]. The interfacial layers can be avoided when
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ternary rare earth oxide films (LaxM2−xO3, M = Sc, Lu,
or Y) are deposited on Si by ALD from metal amidinate
precursors and H2O [86]. Both LaScO3 and LaLuO3 films
are found to be amorphous and free of interfacial layers,
with high dielectric constants (∼ 23 for LaScO3 and 28±1
for LaLuO3), low leakage current density, and are scal-
able to EOT< 1 nm. La1.23Y0.77O3 films have polycrys-
talline structures with moderately high k = 17±1.3 and
low leakage current [86]. The growth of stoichiometric
and smooth LaLuO3 films (CE ∼ 65 eV) that remain amor-
phous up to 1000°C has been reported [89]. The band
gap has been found to be 5.2±0.1 eV, with symmetrical
conduction and valence band offsets of 2.1 eV, a dielectric
constant of ∼ 32, and low leakage current density levels.
Amorphous GdScO3 films have also demonstrated a high
permittivity of 22, the EOT of ∼ 1 nm, and the leakage
current density less than 2 mA/cm2 [91].
LaAlO3-based heterostructures are also expected to ful-
fil the requirements of ITRS beyond 22 nm [92]. Very
aggressive scaling < 1 nm EOT with reasonable leakage
currents can be achieved for amorphous LaAlO3 (LAO)
films on Si(001), but interfacial SiO2 grows at anneals
above 400°C. The addition of an Al2O3 interlayer increases
the thermal stability up to 600°C. Both a-LaAlO3/Si(001)
and a-LaAlO3/γ−Al2O3/Si(001) systems should be appro-
priate for gate-first processes, when optimized. Suzuki et al.
at Toshiba Labs have reported [93] 0.3 nm EOT for amor-
phous LaAlO3 grown by PLD. It should be noted that LAO
often exhibits structural instability and interface reaction
during high temperature treatment [94], [95].
There are few publications about ultra-thin high-k films
with EOTs lower than 1 nm on crystalline Gd2O3 grown
by MBE [62], [72]. There has been a recent attempt to
grow epitaxially ternary (Nd1−xGdx)2O3 (NGO) thin films,
with the idea that a combination of Gd2O3 and Nd2O3
would create a system exhibiting exact lattice matching with
Si [96]. The NGO films show promising electrical features,
the CET of 0.9 nm and leakage currents below 1 mA/cm2.
The key parameter for IL control is found to be oxygen
partial pressure during the interface formation and/or MBE
growth; it prevents silicide inclusions, while avoiding the
formation of interfacial SiOx [63], [71]. GdSiO material,
grown by e-beam evaporation or ALD, as discussed in this
paper, has potential for further scaling and is also contender
as a high-k material beyond the 22 nm node.
Although there seem to be several possibilities to en-
gineer the gate stack for ultimate scaling, most of the
high-k materials reported above show high mid-gap den-
sity of interface states (Dit = 3 · 1011 eV−1cm−2 [91],
1.4 ·1012 eV−1cm−2 [96], 5 ·1012 eV−1cm−2 [95]), and bulk
fixed charge density > 1011 cm−2 [91], [96]. On the path-
way of scaling, it is critical to obtain an optimal high-k-Si
interface with acceptably low Dit < 1011 eV−1cm−2 and
mobility in MOSFET channels approaching the universal
curve. At the same time, the problem of reliability and sta-
bility (charge trapping) [97], [98] of these new dielectrics
still remains acute and requires further studies.
5. Summary
In this paper, recent work on rare earth based oxides and
silicates has been reviewed with an emphasis on materials
suitable for integration according to the ITRS LSTP targets
for the 22 nm node and beyond. Understanding the mech-
anisms that create interfacial layers is a key requirement
for further scaling of these high-k dielectrics. There are
several approaches to achieve elimination of the interfacial
SiO2 layer and thus ultimate scaling, employed by various
research labs worldwide. Reaction of the SiO2 with a RE
oxide causes an effective increase for the k-value of the in-
terfacial layer. Furthermore, full reaction of the interfacial
layer with cap can be used to form a higher-k dielectric, or
the formation of epitaxial high-k dielectrics can be utilised.
The scaling potential of GdSiO-based gate stacks which ex-
hibit excellent thermal stability, low leakage currents and
sufficiently high band offsets to be employed in the devices
for technological nodes beyond 22 nm has been demon-
strated.
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Abstract— The properties of barium titanate (BaTiO3 , BT),
such as high dielectric constant and resistivity, allow it to find
numerous applications in the field of microelectronics. In this
work silicon metal-insulator-semiconductor field effect transis-
tor (MISFET) structures with BaTiO3 thin films (containing
La2O3 admixture) acting as gate insulator were investigated.
The films were produced by means of radio frequency plasma
sputtering (RF PS) of sintered BaTiO3 + La2O3 (2% wt.) tar-
get. In the paper transfer and output I−V , transconductance
and output conductance characteristics of the obtained tran-
sistors are presented and discussed. Basic parameters of these
devices, such as threshold voltage (VT H ) are determined and
discussed.
Keywords— barium titanate, I–V characteristics, MISFET
structures, radio frequency plasma sputtering.
1. Introduction
Barium titanate (BaTiO3, BT) ceramics have been exten-
sively used in the field of electronic applications. Mul-
tilayer ceramic capacitors (MLCCs) [1], [2], embedded
capacitances in printed circuit boards [2], optical waveg-
uides [3], electrooptic modulators [4], micromechanical [5]
and humidity sensor [6] devices, positive temperature co-
efficient of resistivity thermistors [7], gas sensors [8] were
fabricated using BT. In all those applications BaTiO3 was
used in the form of either bulk material or thick layer.
BT shows ferroelectric and piezoelectric properties as well
as a high dielectric constant that make it a promising
material for potential applications in dynamic access ran-
dom memories (DRAM) [9], [10] or non-volatile memories
(NVM) [9], [11].
Thin barium titanate films for microelectronic applications
are usually either amorphous or polycrystalline and have
significantly worse electrical properties than bulk or thick-
film material. It is difficult, for example, to obtain uni-
form composition, the piezoelectric effect is weaker, and
the values of the dielectric constant are lower (typically
less then 50) [12]. On the other hand, its dielectric con-
stant is usually still much higher than that of silicon dioxide
although thin BT layers are typically plagued with higher
leakage current and lower dielectric strength.
2. Experimental Details
The fabrication process of metal-insulator-semiconductor
field effect transistor (MISFET) structures is presented
Fig. 1. MISFET fabrication process with cross-sectional view of
the structures.
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in Fig. 1. Its first step is thermal oxidation in order to obtain
field oxide of about 440 nm. The p-type silicon < 100 >
oriented substrate with the resistivity of 6− 8 Ωcm was
used. After cleaning processes 40 nm thick SiO2 film was
grown thermally and then a thin (approximately 80 nm) bar-
ium titanite film was deposited by means of radio frequency
plasma sputtering (RF PS) of sintered BaTiO3 + La2O3
(2% wt.) target.
A schematic diagram of the RF PS setup is shown in Fig. 2.
The BaTiO3 layer was deposited as a result of 30 min
long process (280 V self-bias voltage, argon flow rate of
Fig. 2. Schematic diagram of the setup for radio frequency
plasma sputtering deposition processes.
Fig. 3. Silicon wafer and MISFET topography.
10 ml/min and 15 mm distance between the Si substrate
and the sputtered target). Next, a photoresist mask for
etching in a buffer solution of hydrofluoric acid was pre-
pared by means of photolithography. As a last step contacts
for metallization were opened and aluminum was evapo-
rated. The described fabrication process is presented in
Fig. 2. Silicon wafer and transistor topography are shown
in Fig. 3.
3. Results and Discusions
The dielectric constant (k) of about 20 was extracted
from capacitance-voltage measurements of a MIS structure
Fig. 4. Transfer current-voltage characteristics of the fabricated
structures.
Fig. 5. Output current-voltage characteristics of the fabricated
structures.
containing BaTiO3 dielectric. The current-voltage (I−V )
characteristics of MISFETs were measured with Keithley
SMU 236/237/238. The obtained transfer and output char-
acteristics are presented in Figs. 4 and 5.
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Threshold voltage (UT ) is one of the most important pa-
rameters of a transistor since it represents the gate voltage
at which the MISFET channel is turned on. The threshold
voltage ranged from −6 V to −8 V.
The transconductance gm and output conductance of the
structures are presented in Figs. 6 and 7, respectively.
Fig. 6. Transconductance characteristics of the fabricated struc-
tures.
Fig. 7. Output conductance characteristics of the fabricated struc-
tures.
It can be seen that the values of transconductance are rel-
atively low when compared to a typical silicon MOSFET.
Taking into consideration that these structures contain ma-
terial (BaTiO3) that is relatively novel for this type of ap-
plications and demanding from the technological point of
view, the obtained results in our opinion are very satisfy-
ing. Postprocessing (e.g., annealing) or better purity of the
films should improve the results significantly.
The dispersion of the obtained parameters (e.g., thresh-
old voltage, trans- and output conductance) may be caused
mainly by the variations of BT thickness and its composi-
tion in the area under the gate. The structure of the layer,
i.e., the grain size or the presence of amorphous phase,
the quality of the interface between the BT layer and SiO2
and the influence of plasma during fabrication may lead
to different levels of the effective charge in the dielectric
and at the aforementioned interface. As a consequence, the
transistors show different values of flat-band voltage and
threshold voltage.
4. Conclusions
The obtained BT films show good adhesion to SiO2 layers
on silicon substrate. Their relatively low dielectric con-
stant (k) (for BT) is due to their amorphous nature. High
values of the threshold voltage are a consequence of charge
presence at the SiO2/BaTiO3 interface. A better control
of the deposition process (e.g., purity) may significantly
improve the film properties. Our investigations confirm
that the RF PS method is suitable for obtaining BT layers
that may exhibit several very interesting electronic prop-
erties, especially for future IS (ion sensitive) FET struc-
tures.
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Abstract— The methods of parameter optimization in
Etch3DTM simulator and the results of the comparison of
simulations of silicon etching in KOH with experiments are
presented. The aim of this study was to calibrate the tool
to a set of process conditions that is oﬀered by Institute of
Electron Technology (ITE). The Taguchi approach was used
to analyze the inﬂuence of every remove probability function
(RPF) parameter on one or more output parameters. This
allowed tuning the results of simulation to the results of real
etching performed in ITE.
Keywords— anisotropic wet etching, KOH, silicon technology.
1. Introduction
Anisotropic wet chemical etching of single crystalline sil-
icon (Si) in KOH/TMAH is the standard process technol-
ogy to fabricate three-dimensional structures for micro-
electromechanical devices. However, the etch process is
depends on the crystal orientation, etching temperature,
etchant concentration, and the length of time the wafer re-
mains in the etchant [1]. The ﬁnal structure determined
by Si anisotropic etching is diﬃcult to predict precisely.
Etch3DTM simulator addresses this challenge by wet etch-
ing simulation [2]. Performing simulations with Etch3DTM
prior to going to the fab helps users reduce the time-
consuming and expensive process of iteratively reﬁning the
masks and processing parameters.
The Etch3DTM is a silicon wet etching simulator based
on a ﬁrst-principles, atomistic simulation method [3]. The
wafer is represented by a matrix of “atoms” arranged with
the same geometry and connectivity as the 18-atom cells
in crystalline silicon. The simulator uses a “voxel” (vol-
umetric pixel) based process emulation tool that takes 2D
masks and a description of the fabrication process, to build
highly detailed, realistic-looking virtual prototypes. The
cell size that is used in an Etch3DTM simulation is deter-
mined from the resolution, in voxels per micron. Scale
invariance means that the simulations can be run with the
cell arbitrarily larger size than the size of the actual silicon
crystal cells (which is 0.543 nm) and produce the same
macroscopic behavior, at least up to the size required to
resolve macroscopic features of the wafer surface.
After initialization, which usually involves applying a mask
to one or both sides of the wafer, the simulation goes
through a series of time steps (also called frames). During
each frame, the simulator computes the removal probabil-
ity for each atom on the wafer surface that is exposed to
the etchant (i.e., not masked). The simulator uses a Monte
Carlo approach – it compares the removal probability to
a random number between 0 and 1. Using this approach,
it is possible to duplicate certain microscopic topographies
that occur in actual anisotropic etching [2].
However, the primary purpose of Etch3DTM is to model
the macroscopic evolution of the wafer surface geometry.
The atomistic method, as currently implemented, does not
explicitly account for etchant concentration. Rather, it is
assumed that the etch rates of all crystal planes vary lin-
early within a range of concentration. Etch3DTM includes
several sets of recommended parameter values for speciﬁc
concentration ranges of KOH and TMAH. Users can fur-
ther tune these parameter values for a speciﬁc concentration
level.
The remove probability function (RPF) deﬁnes the proba-
bility p of removing an atom with n1 ﬁrst neighbors (in the
crystal lattice) and n2 second neighbors by the function
p(n1, n2) = p0(n1)
1 + eε(−n02)/kBT
1 + eε(n2−n02)/kBT
, (1)
where: ε is the average energy of interaction between sec-
ond neighbors, and where for n1 = 2,3 the constants p0(n1),
and n02 = n
0
2 (n1) are parameterized as follows:
p0(2) =
a21(1 + e−a22a23)
1 + ea22(c−a23)
, (2)
n02(2) = b21−b22c , (3)
p0(3) =
1.0−a31(1 + e−a32a33)
1 + ea32(c−a33)
, (4)
n02(3) = b31−b32c . (5)
These values were obtained by a curve-ﬁtting approach by
Coventor, but these parameters require further adjustment
in order to match the user-measured data.
2. Fabrication and Measurement of Test
Structures
A dedicated mask for test etching was designed and man-
ufactured (Fig. 1). The mask contains several structures,
designed so as to represent a variety of geometries that al-
low exposition of multiple crystallographic planes, enabling
the analysis of crystallographic planes of etched silicon.
N-type (resistivity 2− 4 Ω-cm) single crystal < 100 >
silicon substrates with 4-inch diameter were used for
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Fig. 1. Test structure for KOH etching.
anisotropic etching. Initially, a 50-nm silicon dioxide layer
was grown thermally. Thereafter a 100 nm thick silicon
nitride layer was deposited and photolithographically pat-
terned. Before insertion of the wafers in etching solution,
native oxide was removed. The wafers were etched in KOH
(concentration 30%) at 60°C for 10, 20, 30 and 40 min.
Etch depth was measured using a proﬁlometer(typical re-
sults are given in Table 1).
Table 1
Etch depth versus time for KOH etching
carried out in ITE
Time [min] Etch depth [µm]
10 3.22
20 7.00
30 10.05
40 13.43
Fig. 2. SEM microphotograph of test structures after 40 min
etching in KOH.
The structures were then subjected to scanning electron
microscope (SEM) observations. A SEM micrograph of
test structures after 40 min etching in KOH is shown in
Fig. 2. The etch depth as well as characterized shapes of
etched structures were used as an input to Etch3DTM.
3. Simulation and Calibration
of Etch3DTM
Due to the high number of test structures, simulating the
whole mask would take a very long time. In order to reduce
the overall simulation time, only a subset of the structures
was selected for initial simulations. The simulation results
were then compared in detail with the experimentally fab-
ricated structures, making use of SEM techniques.
The Etch3DTM simulation software gives the user access to
10 so-called RPF parameters. It turned out that tuning all
parameters in order to ﬁnd the optimal values, for diﬀerent
etching times, concentrations and temperatures and using
diﬀerent test structures would result in a huge amount of
data to be processed.
As a ﬁrst step, in order to reduce the amount of data, a set
of four crosses, rotated at diﬀerent angles, was selected for
tuning the RPF parameters (Fig. 3). This structure oﬀers
several interesting etching angles and is also quite simple,
allowing time-eﬀective simulations. This decision allowed
the number of voxels, and thus the resolution of simulation,
to be increased, which results in an improved quality of the
simulation.
Fig. 3. Layout of the selected 4-cross test structure.
We have selected separate sets of input and output param-
eters for the experiment in order to allow comparison not
only in quality but also quantity:
– input parameters: 10 RPF parameters, concentration
and temperature of bath;
– output parameters: 5 selected geometry details re-
vealing selected crystallographic planes (Fig. 4).
Fig. 4. Example of geometry details deﬁned as output parameters.
The ﬁrst set of simulations resulted in an enormous amount
of data to analyze mainly due to the fact that:
– the 10 RPF input parameters had to be modiﬁed for
each process setup;
– each input parameter aﬀected the results in a diﬀerent
way;
– one input parameter inﬂuenced more than one output
parameters.
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Fig. 5. Algorithm of tuning Etch3DTM RPF parameters to exist-
ing KOH/TMAH technology.
Due to a high number of possible parameter combinations,
a reliable statistical method of planning further simulations
was necessary. The Taguchi approach was proposed to de-
sign a sequence of simulations and analyze results. The
Taguchi method [4], [5] is an approach to designing ex-
periments using statistical analysis. It allows for the pro-
cess and product design to be improved through the iden-
tiﬁcation of controllable factors and their settings, mini-
mizing the variation of a product around a deﬁned tar-
get response. The Taguchi approach in Etch3DTM was
used to analyze the inﬂuence of every RPF parameter
on one or more output parameters. This allowed tuning
the results of the simulation to those of real etching per-
formed in ITE.
To solve this calibration problem, a simulation optimiza-
tion procedure was developed (Fig. 5). The whole tuning
sequence was divided into three stages.
In stage 1 the Taguchi table was created and a set of simu-
lations was performed. The purpose of this stage is to get
the information on the inﬂuence of input parameters on the
results of simulation (Fig. 6).
Fig. 6. Graphs presenting dependence of various geometrical
details on the RPF parameter (a31).
In stage 2, based on the information from stage 1, a new
set of simulations was designed. The purpose of this stage
was to perform more detailed simulations with modiﬁed
input parameters (however, concentration, temperature and
number of frames remained constant).
At this stage the results of the simulations are tuned to the
results of etched test structures. The results of the simula-
tions of test structures with tuned parameters of Etch3DTM
are presented in Figs. 7–11.
Fig. 7. SEM microphotograph of the real structure (top view).
Comparing the results obtained with default and tuned pa-
rameters good agreement with the crystallographic planes
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of the etched test structures may be noticed (higher-order
crystallographic planes marked in Fig. 4). Moreover, the
diﬀerence in the depths of the simulated and etched groove
is below 5%.
Fig. 8. Results of the simulations using the default ai j, bi j coef-
ﬁcients.
Fig. 9. Results of the simulations – using tuned Etch3DTM
RPF parameters.
Fig. 10. Main view of the real structure.
It was found that some of the parameters have signif-
icant inﬂuence on the output parameters (angles, etch
depth, etc.). For example, changing the b31 parameter re-
sults in the greatest increase of the etch depth than any
other RPF parameter.
Fig. 11. Main view of the simulated structure with tuned
Etch3DTM RPF parameters.
Finally, tuning of only 5 out of 10 parameters was necessary
for tuning. In the case of the remaining 5 parameters their
default values could be treated as suﬃciently accurate.
Table 2
Remove probability function parameters
RPF parameter Default Tuned
a21 0.5 0.35
a22 25.0 25.0
a23 0.7 0.7
b21 7.0 7.0
b22 0 1.2
a31 1.0 0.94
a32 7.5 7.5
a33 0.5 0.5
b31 7.3 7.7
b32 0.6 0.1
The values of RPF parameters used for tuned simulations
are presented in Table 2.
4. Process Emulation of MEMS
and IC structures
The Etch3DTM is intended to be used in conjunction with
SEMulator3DTM-MEMulatorTM [2]. The results of vir-
tual manufacturing of silicon accelerometer using both pro-
grams [6] are shown in Fig. 12.
MEMulatorTM is useful for preprocessing or postprocess-
ing a wafer, and for visualizing the results of an Etch3DTM
simulation. Preprocessing with MEMulatorTM may entail
creating a wafer, then using one or more of the available
etch steps in MEMulatorTM to create some initial features
on the wafer, or using one or more of the available de-
position steps to create etch stops. The material that is
deposited on the wafer with MEMulatorTM may be etched
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in Etch3DTM, but this would be unusual because the actual
process steps (other than wafer bonding) do not produce
crystalline silicon. Postprocessing with MEMulatorTM, on
Fig. 12. Emulation of fabrication steps of piezoresistive ac-
celerometer. Results of virtual manufacturing (a) and real struc-
ture (b).
the other hand, may entail an arbitrary series of deposition
and etch steps on top of the wet-etched surface that was
produced by Etch3DTM.
5. Conclusions
The presented modeling, simulation and real etching results
demonstrate successful calibration of wet silicon etching
processes. Using the Taguchi method it is possible to tune
the etch process to the fab reality and a given technology
speciﬁcation.
Tuned software like Etch3DTM is a perfect tool to optimize
the wet etching of silicon processes and use it for virtual,
rapid prototyping. The precise 3D model generated using
described approach may be further analyzed using ﬁnite
element method.
Virtual prototyping is a powerful tool that may be used
to reduce the time consuming and expensive process of
reﬁning masks and many processing parameters. This is
of great importance since TTM (time to market) is a key
parameter of the MEMS product development process.
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Paper Si-Based Electrodes
for Potentiometric Measurements
of Aqueous Solutions
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Abstract— Three sensors for chemical and physical examina-
tion of aqueous solutions were presented in the paper. An
Au potentiometric electrode, an AgCl chlorine ion sensor and
a p-n junction thermometer were developed. Their layout and
internal structure were explained in the light of the manufac-
turing process. The device characteristics were measured in
conditions corresponding to normal operation of the devices.
Basic electrical parameters of the developed structures, as well
as their sensitivity to environmental parameter variation were
estimated.
Keywords— chlorine ion sensor, potentiometric sensor, p-n junc-
tion thermometer.
1. Introduction
Potentiometric sensors allow for easy measurements of ion
concentration in aqueous solutions. They work in a range
of sensitivity that is important in nature sciences [1]. The
sensors have been developed on the basis of gold electrodes
and covered with membranes sensitive to dedicated ions.
Measurements are carried out in a circuit containing a ref-
erence electrode placed in the solution together with the
sensor. The resulting electromotive force (EMF) is directly
dependent on the ion concentration. Changes of ambient
temperature usually influence the sensor output signal level
and its sensitivity. In the presented work, an Au potentio-
metric electrode, a Cl− ion sensor and a thermometer chip
have been developed.
2. Device Fabrication
Gold electrodes were designed as basic devices suitable
for potentiometric measurements. They were manufactured
using n-type < 100 > oriented silicon wafers of low re-
sistivity ranging from 0.01 to 0.001 Ωcm. A simple pla-
nar technology based on the complementary metal ox-
ide semiconductor (CMOS) process was developed. First,
a 100 nm thick thermal silicon dioxide layer was grown and
a 65 nm thick silicon nitride layer was deposited using low-
pressure chemical vapor deposition (LPCVD). Next, square
1×1 mm contact holes were photolithographically defined
and opened. The Si3N4 layer was removed by plasma etch-
ing, whereas the SiO2 layer was removed by wet etch-
ing. Afterwards, a Cr/Au double layer was sputtered to
cover the top and bottom wafer surfaces. The thickness of
the chromium and gold layers was 10 nm and 500 nm, re-
spectively. The electrodes were patterned at the top surface
by means of photolithography followed by wet etching of
Au and Cr layers. Post-metallization annealing at 340◦C
in nitrogen was performed in order to minimize the series
resistance of the electrodes. A cross-section and simple
topology of the gold electrode is shown in Fig. 1. Finally,
the wafers were diced into separate square 4.9× 4.9 mm
chips.
Fig. 1. A schematic cross-section (a) and top view of gold
potentiometric electrode (b).
The gold electrodes were designed for operation in aqueous
solutions. They could be covered with a variety of ion-
sensitive membranes by sensor developers and users. Our
efforts were concentrated on a small and stable value of
series resistance of the device. An example of the on-wafer
distribution of the measured Au electrode resistance has
been shown in Fig. 2. The mean value of the resistance
was about 30 mΩ. Also the deviation of the distribution
from its mean value was reasonably small (about 5 mΩ).
Another type of the device for potentiometric measure-
ments was the chlorine potentiometric sensor, designed
based on the above-described gold electrodes. After the
process of annealing in nitrogen ambient the silicon wafers
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Fig. 2. On-wafer distribution of Au potentiometric electrode
resistance.
with Au electrodes were subjected to a short etching step
in a buffer HF solution. Next, two electrochemical pro-
cesses were performed. First, backsides of the wafers were
masked with a resist layer while the patterns at the front
sides were Ag-electroplated. The process was optimized
towards fine morphology of Ag grains (Fig. 3). Next, the
5 µm thick silver layer was partially electrochlorinated.
Fig. 3. Side view of the chlorine potentiometric sensor. Fine Ag
layer morphology is visible.
Finally, the resist layer covering the backsides was removed
in acetone bath, and the wafers were diced into chips. The
topology of the top side of the device together with its
cross-section has been presented in Fig. 4.
As mentioned above the potentiometric measurements re-
quired parallel observations of the temperature, which
might influence measurements of ions. For this reason
a p-n junction-based thermometer was designed and fab-
ricated. It is known that thermal properties of the forward-
biased p-n junction depend on the supplied current and on
the doping distributions. Thus, in the first step a series
of numerical calculations using the ATHENA/SSUPREM4
were done. Their purpose was to optimize the sensitiv-
ity (which in theory is of the order of –(2− 3) mV/deg)
and linearity. The results of these calculations are shown
in Fig. 5.
Fig. 4. A cross-section (a) and top view of the chlorine poten-
tiometric sensor (b).
Fig. 5. Doping distribution in the p-n junction based thermometer
calculated numerically using the ATHENA/SSUPREM4 solver.
The thermometer design was based on the following re-
quirements: low electrical resistance between the sensor
and the contact areas, and low thermal resistance between
the sensor and a tested fluid. Therefore, the thermometer
structures were fabricated in silicon membranes (Fig. 6).
The chips were manufactured using 3− 5 Ωcm < 100 >
oriented n-type silicon wafers. In the first step the sil-
icon was thinned to a 100 µm membrane at the centre
of the device by means of an anisotropic etch. A Si3N4
layer served as the mask against the etching. Next, the
anode region was defined at the bottom side of the de-
vice. A 8 · 1013 cm−2 dose of boron ions was implanted
into the anode area with 130 keV energy. Diffusion at
1000°C was used subsequently to form the p-n junction.
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Next, phosphorus implantation (80 keV, 5 ·1015 cm−2) was
employed to create the subcontact layer to the cathode of the
sensor.
Fig. 6. Cross-sections of the p-n junction based thermometer
working in a dedicated flow package.
Fig. 7. View of the thermometer based on p-n junction.
Finally, Al contacts of the sensors were formed and the
wafers were diced into chips. The thermometer chip layout
is shown in Fig. 7.
3. Electric Measurements
The devices described in the previous section had a com-
mon topology (size, placement of contacts). Therefore,
they were very well suited for operation in identical pack-
ages. Such a package was designed for measurements of
ions under fluid flow conditions. Five sensor cells together
with the reference electrode cell are presented in Fig. 8.
The AgCl potentiometric electrodes were destined for oper-
ation as Cl− ion sensors in aqueous solutions. Four water
solutions of KCl with different Cl− ion concentrations were
used in the experiments. The sensors worked in the flow
packages, which were joined in series together with the ref-
erence electrode (as shown in Fig. 8). Obviously the sen-
sors were uniformly distributed along the fluid flow. The
output signals, i.e., the electromotive force (EMF) between
the electrodes and the reference electrode were registered
by a control application prepared in the LabView environ-
ment. The results are shown in Fig. 9.
The AgCl sensors exhibited log-lin reversible response to
chlorine ion concentration. The sensitivity of the sensors
in the higher range of Cl− concentration was found to be
Fig. 8. Sensor devices (a) and a package for potentiometric
measurements under fluid flow conditions (b).
Fig. 9. Output signal versus Cl− ion concentration for five AgCl
electrodes assembled in the package for potentiometric measure-
ments under fluid flow conditions.
close to the theoretical value of 57 mV/dec. However, in
the case of sensors more distant from the reference elec-
trode and for very diluted solutions a discrepancy from the
log-lin behavior might be noticed. It may be explained by
a simple model shown in Fig. 10. Here the variable mean-
ing is as follows: V is an ideal voltmeter, RV is its internal
resistance, n denotes ion concentration, E is the measured
electromotive force, Rsol denotes the resistance of the so-
lution between the reference and the AgCl electrodes, X is
the distance between them, and α, β , n0 denote constants.
According to this simple model the measured voltage starts
to differ from the electromotive force if measured in a very
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diluted solution or if the sensor is placed far away from
the reference electrode. In both cases the solution resis-
tance becomes non-negligible as compared to the internal
resistance of the voltmeter. A giga-ohm class voltmeter is
recommended for potentiometric measurements.
Fig. 10. A simple model of the Cl− ion measurement setup using
a number of cells.
The temperature sensors were the third set of devices to
be subjected to electrical measurements. They were tested
using different setups, i.e., before dicing on a hot plate,
and after dicing and assembling in the package shown in
Fig. 8. The temperature of the hot plate was controlled
by a thermocouple within the chuck. Therefore, there was
a small difference between the thermocouple and the wafer
surface temperatures.
Fig. 11. Output signals versus temperature for the p-n junction-
based thermometer measured on a hot plate (closed dots); in an
oven (open dots).
Direct testing of the temperature sensors in the flow cell
under water flow conditions was found to be difficult be-
cause of ambiguous recording of device temperature. Inlet
and outlet temperatures differed by more than 3◦C in ex-
periments with 40◦C water temperature. There was no pos-
sibility to install any temperature control equipment inside
the package. As thermosensors might be used not only in
the aqueous environment but in the air as well, they were
calibrated in the packages placed in an air oven (Fig. 11).
The obtained calibration characteristics V (T )|I=100 µA re-
vealed the satisfactory linearity with the −2.38 mV/deg
slope, which was close to the theoretical value. Small heat
capacity and low heat resistance between the p-n junction
and device surface should be emphasized.
4. Summary
In the presented work, the development of an Au potentio-
metric electrode, a Cl− ion sensor and a thermometer chip
is described. The technological process sequence, measure-
ment procedures and results are reported. The electrical pa-
rameters and their spread have been examined in conditions
corresponding to normal operation of the devices. The sat-
isfactory on-wafer spread of series resistance of the gold
electrodes, the measured sensitivity of AgCl electrodes to
chlorine ion concentration, and the observed response of
the thermometer structures have confirmed advantages of
the developed technologies. Moreover, the standardization
of the sensor chip layout and packaging make them a useful
tool set suitable for environmental parameter observation.
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Paper LPT and SLPT Measurement
Methods of Flat-Band Voltage (VFB)
in MOS Devices
Krzysztof Piskorski and Henryk M. Przewłocki
Abstract— The photoelectric techniques are often used for the
measurements of metal oxide semiconductor (MOS) structure
parameters. These methods, which consist in illuminating the
MOS structure with a semitransparent metal gate by a UV
light beam, are often competitive for typical electric measure-
ments. The results obtained by different photoelectric meth-
ods are, in many cases, more accurate and reproducible than
the results of other measurements. The flat-band voltage VFB
is an important parameter of any MOS structure since its
value influences the threshold voltage VT , which decides for
example about power consumption of MOS transistors. One
of the methods to measure theVFB value is the electric method
of C(V ) characteristic. This method involves certain calcu-
lations and requires the knowledge about parameters of the
investigated sample. The accuracy of this method is rarely
better than ±100 mV (for higher doping of the substrates
the accuracy is worse). The other method of VFB value de-
termination, outlined in this article, is the photoelectric light
pulse technique (LPT) method. This method based on the idea
proposed by Yun is currently being optimized and verified ex-
perimentally.
Keywords— flat-band voltage, light pulse technique, MOS sys-
tem, photoelectric methods, scanned light pulse technique.
1. Introduction
The light pulse technique (LPT) and the scanning light
pulse technique (SLPT) are photoelectric methods used to
determine electrical parameters of metal oxide semiconduc-
tor (MOS) structures. In this article, determination of the
ﬂat-band voltage VFB of MOS structures using these two
methods will be discussed. The LPT method may be used
to determine the VFB value of the entire MOS device, while
the SLPT method allows determination of the distribution
of local VFB values over the gate area. In the latter case this
is done by scanning the gate area with a light beam of small
diameter (small in comparison with gate dimensions).
At present, the best results of LPT and SLPT measurements
are experimentally obtained making use of a digital lock-
in ampliﬁer. The DC signal u at the output of the lock-in
ampliﬁer is a function of the potentialVG applied to the gate
of the MOS device under investigation. This is illustrated
in Fig. 1(b), where the dependence of the signal u on the
gate voltage VG is shown. In Fig. 1(a) the capacitance-
voltage C(VG) curve of the same structure is shown for
comparison.
As will be shown later, the gate voltage VG at which u
changes sign is the ﬂat-band voltage of the MOS structure
under investigation. Hence, by adjusting gate voltage VG to
obtain u = 0 the VFB value can be determined. The main
diﬃculty in practical application of the LPT and SLPT mea-
surement methods results from the fact that the signal |u|
in the accumulation range is in most of the cases several
orders of magnitude smaller than in inversion and depletion
(as schematically shown in Fig. 1). Hence, very high sen-
sitivity of the measurement setup is required to correctly
determine the VG value corresponding to u = 0.
Fig. 1. (a) The C(VG) curve of a MOS device and (b) the
u = f (VG) characteristic of the same device. The VG value at
which u changes sign is the ﬂat-band voltage VFB.
The idea of using the LPT method to determine the ﬂat-
band voltage VFB was ﬁrst proposed by Yun [1]. Using the
oscilloscope, he observed the dependence of the current
pulses resulting from light pulses illuminating the MOS
device under investigation on the gate voltage VG. He cor-
rectly concluded, that by changing the gate bias VG from
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inversion and depletion towards accumulation of the MOS
structure, one observes diminishing current pulses that dis-
appear at VG = VFB. Incorrectly, however, he stated that at
VG values corresponding to accumulation, the MOS struc-
ture does not respond with any electrical signal to the ex-
citation by the light pulses.
A more rigorous and comprehensive treatment of the prob-
lems related with the LPT method of VFB determination
was given by Jakubowski and Krawczyk [2], [3]. These
authors proved, both theoretically and experimentally, that
the electrical signal with which the MOS structure responds
to the light pulses, changes sign at VG = VFB and that there
exists a ﬁnite and measurable electrical response of the
MOS structure in the state of accumulation. The polarity
of this response is opposite to the polarity observed in the
inversion and depletion ranges, as shown in Fig. 1.
The authors of [3] used the lock-in ampliﬁer in their exper-
imental work, which allowed them to obtain u(VG) charac-
teristics similar to the one shown in Fig. 1. However, they
did not try to take full advantage of this technique as a VFB
determination method.
It is the purpose of this work to improve the understanding
and the experimental implementation of this measurement
technique, to make it more sensitive, more precise and more
accurate than the commonly used method of C(VG) char-
acteristics.
2. Physical Background of the Method
Consider an MOS structure illuminated by a series of light
pulses as shown in Fig. 2(a). The photon energy of this
light hv should be larger that the band gap EG of the
semiconductor substrate (to generate electron-hole pairs),
but smaller than the barrier heights at gate-dielectric and
Fig. 2. (a) The intensity of photon ﬂux Φ0 versus time t and
(b) the current i versus time t.
dielectric-semiconductor interfaces (not to generate current
ﬂow across the dielectric).
As a result of such pulsed illumination, a series of current
pulses can be detected in the external circuit of the investi-
gated structure (Fig. 2(b)). The magnitude of these pulses
depends on the semiconductor surface potential φS and the
pulses disappear when φS = 0, as shown in [3].
Hence, by ﬁnding the dependence of the magnitude of
these current peaks on the gate bias VG one may ﬁnd the
ﬂat-band voltage value VFB, at which the current peaks
disappear.
Following [4] in Fig. 3 the movement of charges is illus-
trated in diﬀerent time intervals t = t1, t2, t3 and t4, marked
both in Figs. 2 and 3.
Fig. 3. Band diagrams of the MOS system for diﬀerent times
illustrating the current ﬂux at the dielectric-semiconductor inter-
face: (a) t = t1; (b) t = t2; (c) t = t3; (d) t = t4.
At t = t1, the light beam causes increased generation of
carriers in the semiconductor. The photo-generated elec-
trons may either recombine through the interface states, or
in the semiconductor bulk, or they may accumulate in the
potential well at the semiconductor-dielectric interface. At
the same time, the photo-generated holes can either recom-
bine with the electrons, at the interface or in the bulk, or
they can leave the semiconductor through the back contact,
causing current ﬂow in the external circuit and accumulate
in the MOS gate. After some time, electrons and holes are
accumulated on both sides of the dielectric, thus, increasing
the voltage drop in the dielectric. Such an increase of this
voltage drop must be balanced by a decrease of the semi-
conductor surface potential φS, which causes a decrease of
the width w of the space charge region at the semiconductor
surface. As a result, the carrier generation rate decreases,
leading to the situation in which the carrier generation is
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balanced by recombination and the current in the external
circuit disappears, as illustrated in Figs. 2 and 3(b) for
t = t2.
When illumination disappears, electrons accumulated at the
semiconductor surface are emitted into the semiconduc-
tor bulk where they recombine with the holes “returning”
from the gate through the external circuit, as illustrated in
Fig. 3(c). These “returning” holes create a negative current
pulse in the external circuit, as shown in Fig. 2, at t = t3.
This process continues until thermal equilibrium is reached
at the semiconductor surface, as illustrated in Fig. 3(d) and
the current in the external circuit disappears, as shown in
Fig. 2, at t = t4.
3. Calculation
of the u = f (VG) Characteristics
In an attempt to fully exploit the advantages of LPT and
SLPT methods of ﬂat-band voltage determination in MOS
structures we have developed a method which allows the
dependence of the DC signal u at the output of the lock-
in ampliﬁer to be calculated as a function of the potential
VG applied to the gate of the MOS structure under inves-
tigation. This method is based on the theory developed
in [2], [3].
The eﬀective light generation level is deﬁned as
ξ = ∆n
ni
=
∆ p
ni
, (1)
where: ∆n, ∆ p are the excess electron and hole concen-
trations generated by light and ni is the intrinsic concentra-
tion. As shown in [2], [3] the main parameters of MOS
structures under illumination (in quasi-equilibrium) may be
expressed by the same expressions that apply in equilibrium
if the Fermi potential uF =
qφF
kT is replaced by u
∗
F =
qφ∗F
kT ,
and the intrinsic concentration ni is replaced by n
∗
i , where:
u∗F =
1
2
ln ξ + e
uF
ξ + e−uF (2)
and
n∗i = ni
√(ξ + euF )(ξ + e−uF ). (3)
The DC signal at the output of lock-in ampliﬁer is propor-
tional to the diﬀerence ∆QS of the semiconductor surface
charge in equilibrium QS and under illumination Q∗S:
u ∼ ∆QS = QS −Q∗S, (4)
where QS is given by [5]
QS =
√
2kT εSi ε0 ni ·FS, (5)
which under illumination becomes:
Q∗S =
√
2kT εSi ε0 n∗i ·F
∗
S , (5a)
where: k – Boltzmann’s constant, T – absolute temperature,
εSi – relative electrical permittivity of the semiconductor,
ε0 – permittivity of free space and FS is the Kingston func-
tion, given by
FS =−
uS
|uS|
√
euF
(
e−uS + uS−1
)
+e−uF
(
euS −uS−1
)
, (6)
which under illumination becomes:
F∗S =−
u∗S
|u∗S|
√
eu
∗
F
(
e−u
∗
S + u∗S−1
)
+e−u
∗
F
(
eu
∗
S−u∗S−1
)
, (6a)
where: us is the normalized surface potential in equilib-
rium:
uS =
qφS
kT
, (7)
becoming:
u∗S =
qφ∗S
kT
(7a)
under illumination.
The gate voltage VG is the same when the MOS structure
is in equilibrium and when it is illuminated. In the case of
equilibrium, VG may be expressed as [5]
VG−VFB = φS − QSCI , (8)
which under illumination becomes:
VG−VFB = φ∗S −
Q∗S
CI
, (8a)
where: CI is the capacitance of the dielectric.
Since QS(Q∗S) are the functions of uS(u∗S) and φS(φ∗S ) given
above one may calculate φS, φ∗S , QS and Q∗S values for
any VG value, if the eﬀective light generation level ξ is
known. Hence, for any ξ value the ∆QS = f (VG) char-
acteristics may be calculated. These characteristics should
have the same shape as the experimental u = f (VG) char-
acteristics.
For given experimental conditions the value of ξ may be
determined by taking the C(VG) characteristics of the MOS
structure in the darkness, as well as, under illumination and
by calculating the u∗F value using the expression [2], [3]:
u∗F = uF
[
CINV
(
CI −C∗INV
)
C∗INV
(
CI −CINV
)
]2
, (9)
where: CINV , C∗INV are the inversion capacitance values in
the darkness and under illumination, respectively.
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Once the value of u∗F is known, ξ may be calculated using:
ξ = e−uF e
2uF
− e2u
∗
F
e2u
∗
F −1
. (10)
The calculated u(VG) characteristics in inversion/depletion
and accumulation are presented in Figs. 4(a) and 4(b), re-
spectively. An ideal n-type MOS structure with the follow-
ing parameters: tOX = 63.2 nm, ND = 1.487 · 1015 cm−3,
CI = 5.4637 ·10−8 F/cm2 was assumed.
Fig. 4. Calculated ∆QS = f (VG) characteristics for diﬀerent ξ
values in: (a) inversion/depletion and (b) accumulation.
The inﬂuence of ξ on the calculated ∆Q (hence also on
the u signal) is much stronger in accumulation than in
inversion/depletion, as clearly seen in Fig. 4. The ratio
of the signal in accumulation to the signal in inversion
(|uaccu|/uinv) is shown in Fig. 5 as a function of ξ .
Hence, the ξ value may be directly determined from the
|uaccu|/uinv = f (ξ ) plot:
ξ = 10 mn
(
|uaccu|
uinv
) 1
n
, (11)
where: m, n are the parameters of the interpolation line
y = mx + n approximating the |uaccu|/uinv dependence.
Hence, having the measured u(VG) characteristics and com-
paring the |uaccu|/uinv ratio with the calculated depen-
Fig. 5. The ratio of |uaccu|/uinv for diﬀerent ξ . In the range of
1 to 104 the ratio shows the linear dependence of log |uaccu|/uinv
on log ξ .
dence of |uaccu|/uinv on ξ (for the same structure param-
eters) one may determine the eﬀective light generation
level ξ .
4. Implementation of the Measurement
Method
The measurement setup for the ﬂat-band voltage VFB deter-
mination is shown in Fig. 6. The light beam is chopped
and reﬂected onto the gate of MOS structure by the mirror.
Fig. 6. The measurement setup for the ﬂat-band VFB voltage
determination.
The measured signal a from the structure is detected by
a digital oscilloscope and a lock-in ampliﬁer, which allows
very small signals to be measured, even if they are below
the noise level. The reference signal b from the chopper
is also fed into the lock-in ampliﬁer. The output signal u
of the lock-in ampliﬁer is a product of a and b signals
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and cosine of the phase diﬀerence between these signals
(cos∆). Changing the phase of signal b allows the max-
imum value of the output signal (cos(0, 180◦) = 1) to be
obtained.
The comparison of the measured and calculated character-
istics is shown in Fig. 7. The parameters used in the cal-
culation model (ND = 1.354 · 1015 cm−3, tOX = 61.83 nm)
were determined by C(VG) measurements. The ξ value is
assumed to be 104. The measured u(VG) characteristics are
shifted along the horizontal axis so that the signal u reaches
zero at zero gate voltage.
Fig. 7. The comparison between measured and calculated u(VG)
characteristics.
The diﬀerences between both (measured and calculated)
characteristics are clearly seen, although the shape of these
curves is quite similar. The inaccuracies (e.g., diﬀerent
slope in depletion range, diﬀerent level in accumulation
and inversion ranges) are probably caused by the fact that
calculations were done assuming an ideal MOS structure,
by the errors in measuring the structure parameters and,
possibly, by the inaccuracy of the determination of the zero
level of the signal u.
5. Results
The measurements of u = f (VG) characteristics made
on dozens of MOS structures with diﬀerent parameters
(e.g., diﬀerent tOX , diﬀerent annealing time t(N2)) con-
ﬁrmed, that the photoelectric LPT method is a very promis-
ing technique of the ﬂat-band voltage VFB determination.
Numerous measurements made on the same structure show
excellent reproducibility. The spread of points, at which
u(VG) characteristics change sign (VFB values), is not
greater than ±5 mV in this case. The sensitivity of the
LPT method is very good. Due to the use of a lock-in
ampliﬁer high precision measurements of very small signal
values (∼ nV) in accumulation may be performed. Hence,
the LPT method seems to allow much more accurate VFB
determination than the method of C(VG) characteristics.
Despite many advantages of the LPT method the determi-
nation of its absolute accuracy is still problematic. In ac-
cordance with our present knowledge and assuming for the
moment, that all the measurements of u(VG) characteristics
are taken at the same temperature T , the u(VG) character-
istics taken at diﬀerent values of the light beam power P
should have one common point at which they intersect one
another. This point corresponds to φS = 0 and VG = VFB.
Hence, this point of intersection is expected to lie at the
u = 0 axis.
Fig. 8. (a) The u(VG) characteristics measured at diﬀerent light
power P and (b) VFB values shifted by 0.11 mV along vertical
axis as a function of light power.
Our measurement results show, however, that this “point”,
or rather a spot of ﬁnal dimensions, where the family of
u(VG) characteristics taken at diﬀerent P values is very nar-
row (< 200 mV), lies not at the u = 0 axis, but a little
(∼ 0.1 mV) above it. This may result in considerable dif-
ferences in VG values at which these characteristics intersect
the u = 0 axis. This eﬀect results probably from the zero-
ing accuracy of our lock-in ampliﬁer, which is insuﬃcient
for this application.
Therefore it is assumed further that the position of the min-
imum width of the band of u(VG) characteristics and not
the point of intersection with the u = 0 axis determines
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the VFB value. The fact that the u(VG) characteristics taken
over a wide range of light power P do not cross one an-
other at one point, but rather at a spot of ﬁnite dimensions,
may be explained by the diﬀerences of the temperature T
of the structure, resulting from illumination with diﬀerent
light beam power P.
The u(VG) characteristics measured at diﬀerent P are pre-
sented in Fig. 8(a). The inﬂuence of T on the VFB value is
illustrated in Fig. 8b, by the VFB versus P characteristics.
In Fig. 8(b) the amplitude (diﬀerence between highest and
lowest VFB values) is approximately equal to 160 mV. The
VFB value measured on the same MOS structure by C(VG)
characteristics method is equal to −0.955 V, so it is clearly
seen that in in the case of LPT photoelectric measurements
the VFB values obtained at diﬀerent power of light are more
negative than those obtained from the the C(VG) measure-
ments. Moreover a decreasing tendency of VFB = f (P) for
P > 0.75 mW is observed. This phenomenon may be ex-
plained by the increasing temperature caused by the high
power of the light beam illuminating the sample [6], [7].
Further investigations will be focused on detailed under-
standing of this problem.
Although, the absolute accuracy of the LPT method is not
satisfactory yet, the SLPT method which is a modiﬁcation
of the LPT method was used to measure local VFB values.
By scanning the gate area with a light beam of small di-
ameter the spatial distribution of the local VFB values may
be determined. Using this method a series of local VFB
values was determined along the diagonal of a square gate,
as shown in Fig. 9.
Fig. 9. One-dimensional distributions of local VFB values in
a MOS structure.
Although high absolute accuracy of each local VFB value,
represented by a point in Fig. 9, may not be guaranteed,
there is no doubt that the shape of the VFB distribution
over the gate area is correctly represented. This shape
of VFB distribution is not surprising taking into account
the previously determined distributions over the gate area
of the eﬀective contact potential diﬀerence φMS [8]–[11]
and of the barrier height EBG at the gate-dielectric in-
terface [12]–[15]. Local values of all these parameters
have “dome-like” distributions over gate areas of metal
gate MOS structures. It is our hypothesis that this shape
of distributions of electrical parameters is caused by the
non uniform distribution of the mechanical stress at the
metal-dielectric interface [16]–[20].
6. Conclusions
A new, high precision photoelectric measurement method
of the ﬂat-band VFB voltage in MOS structures is studied.
This method, called light pulse technique (LPT) consists in
illuminating a semitransparent gate of a MOS structure by
a series of light pulses and measuring the output current
signal which is a function of the potential VG applied to
the investigated structure. The magnitude of these current
pulses depends on semiconductor surface potential φS and
when φS = 0 the pulses disappear. This situation deﬁnes
the ﬂat-band state in semiconductor.
The measurement results of VFB values conﬁrmed that the
LPT method is characterized by a good precision and good
reproducibility. The problem of the absolute accuracy of
this method has not been solved yet and it is going to be
the main purpose of our further investigations.
The SLPT method which is a modiﬁcation of the LPT
method allows to the local values of VFB at diﬀerent points
over the gate of the MOS structure to be measured. It was
proved that, as expected, the VFB values have a character-
istic dome-like distribution over the gate area. This shape
is similar to those of φMS and EBG distributions measured
previously and is characterized by the highest values in the
middle of the gate and lower values at the gate corners.
It is our hypothesis that the mechanical stress existing in
the oxide under the metal gate has a dominant inﬂuence
on the shape of the distribution of the above mentioned
electrical parameters.
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Paper Lateral Force Calibration Method
Used for Calibration of Atomic
Force Microscope
Magdalena Ekwińska and Zygmunt Rymuza
Abstract—Modern heterogeneous micro- and nanostructures
usually integrate modules fabricated using various materials
and technologies. Moreover, it has to be emphasized that the
macro and micro nanoscale material parameters are not the
same. For this reason it has become crucial to identify the
nanomechanical properties of the materials commonly used
in micro- and nanostructure technology. One of such tests
is a nanowear test performed using the atomic force micro-
scope (AFM). However, to obtain quantitative measurement
results a precision calibration step is necessary. In this paper
a novel approach to calibration of lateral force acting on the
tip of an AFM cantilever is discussed. Presented method is
based on application of known lateral force directly on the tip
using a special test structure. Such an approach allows for
measurements of nanowear parameters (force, displacement)
with the uncertainty better than ±3%. The calibration struc-
ture designed speciﬁcally for this calibration method is also
presented.
Keywords— AFM, calibration structure, cantilever, MEMS.
1. Introduction
The current trend for miniaturization of mechanical com-
ponents brought not only the shift of manufacturing tech-
nology from conventional to silicon, but most of all made it
necessary to describe the behavior of microelectromechan-
ical system (MEMS) in the scale in which they operate. In
micro and nanoscale the forces applied as well as the areas
of contact are much smaller than in macroscale. In addition
the microscale inﬂuence of such forces as adhesion or cap-
illary forces is much more signiﬁcant than the macroscale
one. Under these circumstances the well known macroscale
material parameters are not applicable in microscale and
the easiest way to describe the microscale material proper-
ties is to perform an experiment in the same scale. Such
investigations may be done with the use of atomic force mi-
croscope (AFM), which is a powerful device for estimation
of, e.g., micro- and nanoscale wear resistance of materials.
AFM is composed of a probe scanner, probe displacement
detector, electronics connected with a computer and a sys-
tem of isolation from vibrations. The scanner, which is the
heart of the system, enables movement between the sam-
ple and the probe to be achieved. The scanner is usually
a ceramic piezoelectric device that may move a sample or
a probe. The probe is a cantilever, that is a lever with
a sharp (cone or pyramidal) tip at one end. During wear
test the cantilever tip is in contact with the sample sur-
face. Depending on the applied scanning direction the lever
is bending or twisting. The detecting system of cantilever
Fig. 1. Lateral force signal obtained during nanowear test.
displacement is usually a laser beam and a four-segment
photodiode. The laser beam is focused on one end of the
cantilever, where it is deﬂected and falls on the detector.
The change of the laser beam position on the detector is
later converted to the force (lateral or normal) signal in
arbitrary units [a.u.] (Fig. 1). Therefore, a calibration is
needed.
2. Calibration Method
In the literature there are several calibration techniques for
lateral forces. The most known are analytical and geomet-
rical [1] methods, two-step calibrating method for a scan
parallel to the long axis of the cantilever [2], improved
wedge calibration [3], etc.
The ﬁrst method is a simple analytical one in which the
cantilever stiﬀness is established from the macroscale equa-
tion. This method involves precise measurements of can-
tilever dimensions. These dimensions may be either taken
from a catalog or measured experimentally. The maximum
uncertainty may reach 100% of the measured value.
The second method is a geometric one [1] in which the
cantilever torsion angle is established. Conversion of the
torsion angle into lateral force is obtained by the analysis
of the optical geometry of the laser-beam path. In this
calculation precise estimation of the cantilever tip height is
also required. The uncertainty of the discussed method is
around 30%.
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The two-step method of calibration described in [2], [4] for
a scan parallel to the long axis of the cantilever unfortu-
nately cannot be considered as a quantitative one.
The wedge calibration method [3] is a direct calibration of
the lateral force by applying a known turning moment or
by the deﬁnition of the torsion moment of the cantilever on
a substrate with well-deﬁned slopes. An improved wedge
calibration method utilizes a commercial calibration grat-
ing TGF11 (manufactured by NT – MDT Inc. in Moscow,
Russia) takes into account the eﬀect of the tip radius of cur-
vature and eliminates the need for multiple measurements
with diﬀerent loads. The inconveniences of this method are
quite complicated calculations and the need for stiﬀness cal-
ibration in normal direction. Moreover, during calibration
additional parameters such as friction coeﬃcient and adhe-
sion force between cantilever and sample surface should be
used. The uncertainty of this method is between 3 and 11%
(95% level of conﬁdence) depending on the applied normal
force.
There is also a method in which the resonance frequency
of cantilever with additional mass is used. The main dis-
advantage in this case is the application of the additional
mass, which may lead to cantilever tip damage or change
its parameters. The error in this method is 15%.
The present work deals with a new method of lateral force
calibration. In this method the whole AFM is treated as
a black box. Extortion is a well known value of lateral
force applied at the end of the cantilever tip. This force
causes cantilever torsion, then a change of the position of
the laser beam spot on the detector, and a change of the
signal from the detector, and ﬁnally a change of the out-
put parameter: namely, the lateral force signal in arbitrary
units. Comparison of the applied force in nN and the force
in a.u. received from the device enables estimation of cal-
ibration parameter K in nN/a.u.
3. Calibration Sample
In order to calibrate the lateral force, a system with elastic
element was elaborated [5], [6] (Fig. 2). There are three
main parts of the elastic sample: surface on which the can-
Fig. 2. Lateral force calibration sample. Explanations: 1 –
element, which is elastically deformed during calibration, 2 – area
where AFM’s tip stands during calibration, 3 – device holder.
tilever tip is located (1) with specially prepared roughness,
ﬂat spring which is bended in S shape (2), surface to which
AFM table is mounted (3). During calibration of the lateral
force this calibration device is placed on the AFM table and
the cantilever tip is approached to the surface (1). After ob-
taining contact a known value of displacement is applied by
the AFM scanner. The surface to which the AFM table is
mounted (3) moves according to the displacement applied
by the piezoscanner. If surface (1) of the calibration sam-
ple were free then it would move. During calibration the
surface cannot move because it is held in one position by
the cantilever tip. That causes bending of the element (2)
of the calibration sample. It is worth underlining that the
displacement of the bending element is smaller than the
one applied by the AFM table. The small displacement of
the element (2) multiplied by the stiﬀness of the calibrating
device (which has to be obtained earlier) is the real value
of the applied force acting on the cantilever tip trapped be-
tween microasperities of the surface (1). This force causes
twisting of the cantilever and the change of the lateral force
signal in arbitrary units. This procedure is repeated from
100 to 500 times. As a result of the calibration of the AFM
a cloud of points representing the dependence of the lateral
force (in a.u.) between cantilever and elastic element from
bending (caused by the scanner movements), is obtained
(Fig. 3).
Fig. 3. AFM image presenting the dependence of lateral force
between cantilever and elastic element on its bending (caused by
scanner movements).
Due to the monolithic structure of the calibration sample
and the use of the AFM scanner as an element responsi-
ble for the movements of the calibration sample the cali-
bration procedure is simple and may be done directly on
a cantilever mounted on AFM just before or just after wear
test measurements. The uncertainty of the presented cal-
ibration method does not exceed ±3%. Figure 4 presents
schematic estimation of the uncertainty of the calibration
method. Apart from uncertainty of the AFM measurements
and that of the calibration of lateral force, the range of force
has big inﬂuence on the measurement results.
The results of uncertainty estimation for diﬀerent force
ranges is presented in Fig. 5. It can be seen that the uncer-
tainty do not exceed 40% in the worst case. The worst case
is when the calibrating procedure is made for very small
force ranges, e.g., several nanometers and several dozen,
the stiﬀness of the cantilever diﬀers from the stiﬀness
of the calibration sample a hundred times and the forces
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Fig. 4. Estimation of the uncertainty of the lateral force calibration method. Explanations: u – displacement of the cantilever tip during
calibration procedure, FpAFM – lateral force, Usz – multiplier describing how big displacement of the cantilever tip causes a change of
1 a.u. of the lateral force during rigid/stiﬀ sample test, FpwAFM – change of the lateral force value, uw – displacement of the cantilever tip
during calibration on the calibration sample, xw – real displacement, x – applied displacement, kw – stiﬀness of the calibration sample,
Wkal – calibration coeﬃcient, F – lateral force in real units [nN].
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Fig. 5. Uncertainty of the real value of the lateral force esti-
mation as a function of the measured lateral force and cantilever
stiﬀness, with the calibration sample stiﬀness kw = 1 N/m, un-
certainty of the stiﬀness of the calibration sample ±0.025 N/m
(2.5% of stiﬀness value).
during real measurements (measurement after calibration)
are around several dozen [a.u.].
4. Summary
A new method of calibration of lateral force in AFM was
presented. This method may be used for most of the can-
tilevers available on the market. In this new calibration
approach a new additional calibration device is used. Dur-
ing the calibration procedure the cantilever is ﬁxed in the
microscope in the same way as during measurements. A de-
pendence of the lateral force in arbitrary units on the ap-
plied force is obtained as a result of the two-step calibration.
This relationship depends on lateral stiﬀness of the whole
measuring system in the microscope, lateral stiﬀness of the
cantilever and the stiﬀness of the ﬁxation of the cantilever
to the microscope. The calibration should carried out for
every newly mounted cantilever.
The presented calibration method is novel, easy to use and
applicable to a cantilever that is already mounted in the
AFM system. The primary source of the calibration uncer-
tainty as well as the uncertainty during later lateral force
measurements is the uncertainty of the calibration of the
calibration sample itself. The uncertainty of the stiﬀness
measurement of the calibration sample is ±2 to 3%. The
uncertainty of the lateral force measurement on the AFM
is smaller than 0.01% of the measuring range.
Using the presented method the uncertainty of the calibra-
tion of lateral force in AFM does not exceed ±3%. To
achieve this the following conditions should be fulﬁlled:
– uncertainty of the stiﬀness of lateral force calibration
sample should not exceed ±2.5%;
– stiﬀness of the measuring cantilever should not de-
part far from the stiﬀness of the calibration sample
(it should not be smaller than 0.7 kw and simultane-
ously it should not be higher than 10 kw, where kw =
stiﬀness of the calibration sample);
– force range during and after calibration should not be
lower than 0.5% of the AFM measuring range;
– displacement range applied during and after calibra-
tion should not be lower than 0.5% of measuring
range of the AFM.
This method enables better precision of measurements to
be obtained than with the use of the methods known from
the literature. Besides it may be used for all types of can-
tilevers and does not depend on clamping of the cantilever
or stiﬀness of the whole measuring unit.
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Paper The Influence of Meteorological
Phenomena on Modern Satellite Systems
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Abstract— The areas of attention, described in this paper, ex-
tend throughout the modern satellite systems. Future satellite
systems are to be planned for the millimeter band, which has
greater weather attenuation effects than until now used bands.
This paper provides a brief overview of propagation factors
on millimeter-band earth-satellite paths and requirements in
relation to the need for specific types of propagation data.
Keywords— millimeter waves, propagation, satellite link.
1. Introduction
A variety of commercial organizations have recently ex-
pressed an intent to provide commercial earth-space ser-
vice via millimeter-band satellite systems. Both mobile
and ﬁxed services have been proposed using geostation-
ary orbit or non-geostationary orbit satellite systems, and
non-commercial systems are also planned.
Satellite telecommunication has grown to be the most im-
portant commercial space application. In terms of busi-
ness volume, industrial activity and employment generated,
satellite communication is so far the most important seg-
ment of the industry.
The modern satellite technology has shown the world new
ways to use orbital space and radio spectrum resources.
It oﬀers alternatives in voice, video and data communica-
tions networking to distant places where there is a little
or no ground infrastructure. Satellite systems will play an
important complementary role in providing the global cov-
erage for both ﬁxed and mobile communication. There are
four important satellite industry segments:
– satellite service (mobile, ﬁxed and broadcasting);
– satellite manufacturing and their components (for
commercial and government customers);
– launch industry (launch services, production of vehi-
cle and their components);
– ground equipment (networks and consumer equip-
ment).
Satellites are a key component of the world’s communi-
cation infrastructure, including technically advanced and
developing countries alike. For example, the UK space in-
dustry sector growing by nearly 8% in 2006/2007 and over-
all turnover of 5.8 GBP billion with almost 19,000 people
employed in high-tech, high value jobs [1].
Overall worldwide industry revenue growth was 16% from
2006 to 2007. Satellite television and direct broadcast
satellite (DBS), representing three-quarters of total satel-
lite services revenues in 2007, increased 18% overall to
55.4 billion dollars. The present crisis can slow down this
growth [2].
These economic factors make a last decade saw a big in-
crease in the number of satellites and satellite operators
and also make innovation in development of satellite sys-
tems. Nowadays, multibeam satellites are introduced as an
attractive means to reduce the size and cost of the earth sta-
tions. Regenerative satellites and onboard processing are
also covered as they fulﬁll the same objective. Actually,
these techniques bring more complexity to the routing of
information compared to the “bent pipe” routing associated
with single beam satellites.
2. Performance Parameters of Modern
Satellite Systems
There is a trend in the satellite telecommunication towards
larger eﬀective apertures, a signiﬁcantly higher number of
smaller beams, a higher eﬀective isotropic radiated power,
a higher gain-to-temperature ratio, more complex switch-
ing functions, and onboard processing functions. Satisfying
those demands will require an antenna technology signiﬁ-
cantly more advanced than that employed by current wide
area coverage transponder systems [3].
There are very important parameters of antennas:
– antenna gain: high gain antennas minimize the ter-
minal size and maximize the capacity;
– number of beams: determines the percentage of the
desired coverage area available;
– coverage ﬂexibility: deﬁnes the ability of the antenna
to provide high performance coverage across a wide
ﬁeld of view.
Most of the new systems propose to employ new technolo-
gies such as multiple narrow spot-beam antennas, on-board
demodulation and routing of traﬃc between beams, inter-
satellite links, and in some cases scanning beams to con-
tinuously illuminate the service area as the satellite ﬂies
by. It gives the satellite communication systems a huge
potential to oﬀer, promising high-capacity transmission ca-
pabilities over wide areas.
Modern satellite systems have to operate at the higher fre-
quencies, i.e., in the millimeter range. Communication be-
tween the RF terminal and the satellite is governed by the
basic principles of electromagnetic wave propagation. This
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spectrum of radiation covers everything from AM radio
to light, but satellite systems operate in microwave fre-
quency between about 1 GHz and 80 GHz (the segment
above 30 GHz is more aptly called millimeter waves). These
frequencies are not so crowded, and channels are wider
there. All frequency bands are allocated by the Interna-
tional Telecommunication Union (ITU) and its committees
and conferences.
Contemporary communication satellite systems have en-
tered a period of transition from point-to-point high-
capacity trunk communications between large, costly
ground terminals to multipoint-to-multipoint communica-
tions between small, low-cost stations. A technique called
frequency reuse allows satellites to communicate with
a number of ground stations using the same frequency by
transmitting in narrow beams pointed toward each of the
stations. Beam widths can be adjusted to cover areas as
large as the entire Europe or as small as Mazovia Province.
Two stations far enough apart can receive diﬀerent mes-
sages transmitted on the same frequency. Satellite antennas
have been designed to transmit several beams in diﬀerent
directions, using the same reﬂector [4].
3. Propagation on Satellite Paths
Propagation impairments produced by the troposphere are
limiting factors for the eﬀective use of the millimeter range.
Use of smaller earth terminals, while very attractive for
consumer and transportable applications, make it diﬃcult
to provide suﬃcient link margin for propagation related to
outages.
Future satellite systems are planned for the millimeter
range, which has greater troposphere and weather atten-
uation eﬀects than C- (6/4 GHz) and Ku- (14/12 GHz)
bands [5]. In the emergence of new satellite communi-
cation systems operating in the millimeter range, the role
of atmospheric eﬀects on propagation paths has gained in-
creased signiﬁcance. The impairing factors of rain have
always been considered when designing links at up to cen-
timeter range.
Meteorological statistics are abundantly available for loca-
tions around the world. But often, the parameters main-
tained in weather records do not reﬂect the information
require by propagation analysis (Table 1).
Table 1
Standard meteorological parameters of interest
to meteorologists and propagation analysis
Typical weather records Propagation interest
Max/min temperature [°C] Mean temperature [°C]
Relative humidity [%] Water vapour density [g/m3]
Cloud cover [%] Cloud liquid water [kg/m2]
Rain accumulation [mm] Rain rate [mm/hr]
The ITU-R has worked out the tables of needed parameters
and they are accessible on the Internet pages of ITU-R.
The optimal performance of satellite path is when it works
with 99.99% availability. Accurate estimates of the prop-
agation impairments that the eﬀect link quality and avail-
ability and determine signal interference ﬁelds are essential
for the reliable design of telecommunication systems and
the eﬃcient use of the electromagnetic spectrum.
At the National Institute of Telecommunications (NIT),
Warsaw, a computer program for the system power budget
analysis of satellite radio links was developed. As known,
such analysis is very important in the radio link network
planning and the optimization of the existing transmission
networks.
This paper addresses the issues related to predicting diﬀer-
ent types of propagation impairments as well as combining
them together to determine the overall impact on satellite
links over a wide range of outage probabilities.
4. Equations for Satellite Paths
Every communication link through satellite includes
a transmission from an earth station to the satellite and
a transmission from the satellite to the earth station. There-
fore to calculate the system performance two sets equations
are used; one for the uplink and one for the downlink.
The carrier power to noise power spectral density ratio at
the satellite receiver input (uplink) can be calculated as
follows:
Cu
Nou
=
wPT GT Gru λ 2
(4pi Ru)2 kTd Ld
(1)
or expressing in dB:
(
Cu
Nou
)
[dB]
= PT [dBW] + GT [dBi] + Gru[dBi]
+20 lg λ
4pi Ru
+ 10 lg w
kTd
+ 10 lg 1
Ld
, (2)
where: Cu – power of the received carrier at the input to
the satellite transponder, Nou – noise power spectral den-
sity, PT – power fed to the transmitting antenna, GT –
earth station transmit antenna gain in pertinent direction,
Ru – distance, earth station to satellite, λ – wave length
emitted at earth station to satellite path, Gru – the satellite
receive antenna gain in pertinent direction, Td – the up-
link system noise temperature, k – the Boltzman constant,
k = 1.38 ·10−23 [JK−1], w – antenna eﬃciency, Ld – addi-
tional losses – attenuation due to propagation conditions in
troposphere.
A set of six elements is used to fully describe the carrier
power to noise power spectral density ratio. The ﬁrst el-
ement is often called eﬀective isotropical radiated power
(EIRP) and the second free space loss. The last element
shows additional losses which are attenuations due to prop-
agation conditions in troposphere – due to rain, atmospheric
gases, clouds and fog. They can be described only statisti-
cally.
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The downlink is similar to the uplink. The equations are
the same, but there are diﬀerences in the numbers and the
emphasis.
5. Propagation Eﬀects for Satellite Paths
The atmospheric loss is the result of the combined eﬀects
of attenuation due to atmospheric gases and attenuation
due to water (rain, clouds, snow and ice) [6], [7]. The re-
sults of calculation of free space loss and additional losses
for several of elevation angles (path distance) and frequen-
cies from 10 GHz to 50 GHz are presented below. It is
assumed that the ground station is situated at NIT and re-
ceives signal from several GEO satellites which position
changes from 7° up to 30°.
5.1. Free Space Loss Versus Elevation Angle
The free space loss LFS depends on the frequency and on
the distance d between the earth station (ES) and the satel-
lite station (SS). The distance of satellite path depends on
elevation angle:
d =
√
(R+ h)2− (Rcosθ )2−Rsinθ , (3)
where: R – the radius of Earth, 6371 km, h – the satellite
orbit height, θ – the elevation angle.
Fig. 1. Distance of GEO – Earth satellite path.
Fig. 2. Free space loss for satellite paths.
The maximum distance from a satellite to an earth station
as seen on the edge-of-earth is 41 679 km. The minimum
distance, when ES is located on equator “under” the SS
is 35 786 km equal d = h, when θ = 90°. The length
of GEO-Earth satellite path depends on elevation angle is
shown in Fig. 1.
The free space loss depends on elevation angle and fre-
quency. When the elevation angle decreases by 5°, free
space loss increases only by 0.1 dB for each frequency
points at the x axis. It is connected with path lengthen
(Fig. 2).
5.2. Attenuation Due to Gas Versus Elevation Angle
Oxygen and water vapour are the main atmospheric gases
aﬀecting the signal at millimeter waves. Oxygen concen-
tration is almost constant during the day and during the
year and slightly varies over the globe. The oxygen spe-
ciﬁc attenuation depends on frequency, ground temperature
and atmospheric pressure. The amount of water vapour is
highly variable being the function of temperature and of
atmospheric conditions. ITU-R Rec. P.676-6 [8] indicates
how to calculate yearly average gaseous attenuation.
Pressure, temperature and water vapour are functions of
the height and consequently these parameters depend on
elevation angle.
When the elevation angle θ includes from 5° up to 90°,
attenuation due to gas can then be written as follows:
A =
hoγo + hwγw
sinθ , (4)
where: γo – speciﬁc attenuations due to dry air [dB/km],
γw – speciﬁc attenuations due to water vapour [dB/km],
ho – equivalent height for dry air, hw – equivalent height
for water vapour.
Fig. 3. Attenuation due to dry air and water vapour for satellite
paths.
Attenuation due to dry air and water vapour depends on
elevation angle and frequency (see Fig. 3).
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5.3. Rain Attenuation Versus Elevation Angle
The speciﬁc attenuation of rain depends on temperature, ter-
minal velocity and shape (mainly radius) of the raindrops.
One of the popular performing models of rain attenuation
at frequencies up to 50 GHz is ITU-R Rec. P.618-8 [9].
When measured distributions of rain intensity are not avail-
able, the global map of the parameters of the rain intensity
recommended by ITU-R P.837-4 [10] can be used, without
substantial degradation of the performance of rain attenua-
tion models.
At ﬁrst the mean rain height above the mean sea level hR
may be obtained from the 0°C isotherm as [11]
hR = ho + 0.36 , (5)
where: ho – the height the 0°C isotherm above mean sea
level [km].
For θ ≥ 5° compute the slant-path length LS below the rain
height from:
LS =
hR−hs
sin θ , (6)
where: hs – the height above mean sea level of the ground
station [km].
Fig. 4. Eﬀective path length in the rain.
Fig. 5. Attenuation due to rain for satellite paths.
The predicted attenuation A0.01 [dB] exceeded for 0.01% of
an average year is obtained from:
A0.01 = γR LE , (7)
where: LE – the eﬀective path length, γR – the speciﬁc
attenuation,
γR = k(R0.01)α , (8)
where: R0.01 – the rainfall rate, exceeded for 0.01% of an
average year (with an integration time of 1 min), γ ,α – the
frequency-dependent coeﬃcients.
Figure 4 shows the eﬀective path length in rain and Fig. 5
presents how the attenuation due to rain depends on the
elevation angle and frequency.
5.4. Attenuation Due to Clouds and Fog Versus
Elevation Angle
Clouds and fog consist of suspended water droplets of size
smaller than the wavelength for frequencies up to V band.
Clouds attenuation is highly variable, depending on the
presence or not of clouds along the link and on their
liquid water content. One of the commonly used mod-
els to compute attenuation is ITU-R Rec. P.676-6 [8] and
Rec. P.840-3 [12], which indicates how to calculate clouds
attenuation as function of the integrated reduced liquid wa-
ter content, the frequency, the elevation angle and the di-
electric constant of the water.
For clouds or fog consisting entirely of small droplets, gen-
erally less than 0.01 cm, the Rayleigh approximation is
valid for frequencies below 200 GHz and it is possible to
express the attenuation in terms of the total water con-
tent per unit volume. Thus the speciﬁc attenuation within
a cloud or fog can be written as
γc = Kl M , (9)
where: γc – speciﬁc attenuation within the cloud [dB/km],
Kl – speciﬁc attenuation coeﬃcient [(dB/km)/(g/m3)], M –
liquid water density in the cloud or fog [g/m3].
Fig. 6. Attenuation due to clouds or fog for satellite paths.
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Attenuation due to clouds and fog depends on elevation
angle and frequency (see Fig. 6).
5.5. Total Attenuation
Figures 7 and 8 restore our sense of proportion each part
of attenuation takes in total loss and show how total atten-
uation depends on frequency and elevation angle of GEO
path.
Fig. 7. Total attenuation of GEO path (30° elevation angle).
The ground station is located at NIT with antenna directed
on the 30° elevation angle. It is “easy” path because ele-
vation angle is fairly high although propagation conditions
are diﬃcult. Total attenuation is 279 dB at 50 GHz within
0.01% time. To achieve availability of 99.99% of time for
this path on the frequency of 50 GHz the system requires
an excess margin of approximately 60 dB.
Fig. 8. Total attenuation of GEO path (7° elevation angle).
The reduction of the elevation angle form 30° to 7°
causes the increase of the total attenuation about 80 dB
at 50 GHz.
Tropospheric scintillations due to small-scale refractive
index inhomogenities induced by atmospheric turbulence
along the propagation path which causes rapid ﬂuctuations
of the received signal amplitude are not taken into consid-
eration in this paper.
6. Example of Prediction and Empirical
Data at Satellite Link
The measurements of the 12.5 GHz beacon signal from
Lucz 1 were conducted and simultaneously of 1-minute
average rain rate under the Earth-Lucz path. Antenna el-
evation angle was 22° and azimuth 224.3°, location NIT-
Warsaw.
Figure 9 shows the rain attenuation statistics, the percent-
ages of the year in 4 consecutive years that attenuation level
has been exceeded in case of rain on this path and the av-
erage of 4 years. During a storm with very intense rainfall
the signal exceeded 20 dB level during 10 min.
Fig. 9. Measured and calculated distributions of rain attenuation
at satellite path.
Empirical annual attenuation distributions were compared
with the predicted distribution, based on ITU-R model [9].
Fig. 10. Measured and calculated distributions of rain rate on
the path under satellite link.
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The dashed line ITU-R prediction shows calculated rain at-
tenuation exceeded with chosen probability using formula
recommended by ITU for average year and the parame-
ter R0.01 obtained from the ITU tables. The dashed line
NIT prediction shows calculated rain attenuation for cho-
sen time percent using formula recommended by ITU for
average year but the parameter R0.01 was obtained from
NIT measurements [13].
Empirical annual distributions of rain and prediction annual
distributions of rain for Warsaw – H region, are presented
in Fig. 10.
In our measurement system typing bucket gauges were
applied. Their parameters were:
– 1 tip/min corresponded to rain rate of 2.8 mm/h;
– rain rates from this value down to 0.28 mm/h were
processed by dedicated software, which averaged sin-
gle tips in the gaps shorter than 10 min, longer
gaps were considered as the breaks between the rain
events;
– rain intensity was measured in millimeters per hour
with an integration time of 1 min.
Figure 11 shows three distributions of rain rates:
– ITU-R (H): deﬁned by ITU for H region which was
recommended by ITU-R Rec. P.837-1 [14] which
was in force up to 1994;
– ITU-R: calculated from the tables recommended
by ITU-R Rec. P.837-5 [15] which is now in force;
– NIT 4 years: calculated from the empirical data ob-
tained in NIT, averaged for the period of four years.
Fig. 11. The comparison of empirical and predicted annual rain
distribution.
It is indicated that in recent years theoretical predicted satel-
lite attenuations changed in accordance with real condi-
tions. Diﬀerence observed between measured and predicted
attenuation is smaller nowadays (ITU-R Rec. P.837.5 [15])
than a dozen years ago (ITU-R Rec. P.837.1 [14]).
7. Conclusions
Considerable variation of attenuation across the satellite
coverage area is fairly common and the system design
can be optimized by analyzing such variations. In this
context the reliable prediction of propagation impairments
for millimeter-wave systems becomes important. Modern
satellite links can be properly and precisely engineered
to overcome potentially detrimental propagation eﬀects.
Knowledge of fading estimation is extremely important for
the design of millimeter-wave satellite systems. If recep-
tion frequently cuts in and out during light rainstorm or
other atmospheric events, this is a good indication that the
system has not been peaked to maximum performance.
The role of atmospheric eﬀects on propagation paths gained
increased signiﬁcance with increase of frequency new satel-
lite systems operate on.
Until now only the impairing factor of rain has been consid-
ered when designing satellite links. Gases, clouds and fog
were previously considered “secondary aﬀects” and now
they are appearing to play a signiﬁcant part in total losses;
particularly at higher frequencies and lower elevation an-
gles (Fig. 8).
One of consequences of operating the satellite path mil-
limeter region close to the molecular absorption line is that
there can be a signiﬁcant diﬀerence in the atmospheric at-
tenuation between the two edges of the band.
The change of elevation angle by 23° has caused the in-
crease of attenuation due to rain by 56 dB at frequency of
50 GHz and for 0.01% of time (Fig. 5), while the eﬀective
path length in rain increase only 16.65 km.
Modern satellite systems ought to operate with high ex-
ceedance probability levels up to 1% and then link margins
are economically practical.
Signal-to-noise of modern satellite systems required to
achieve BER of 10−10 (bit error ratio of ten to the power
minus ten) can be only 5 dB to comply with suitable cod-
ing.
Measured distributions of attenuation at satellite path even
at 12 GHz indicated that atmospheric events inﬂuence is
signiﬁcant at quality of slant links. For accurate prediction
of attenuation on slant paths it is necessary to perform
long-term data measurements of the above factors diﬀerent
regions.
Our studies indicate that ITU-R model with ITU rain pa-
rameters corresponds to experimental few years average
data of attenuation caused by rain; maximum diﬀerence
is 2 dB and the ITU-R model with local rain parameters is
even better. The maximum diﬀerence is less then 1 dB.
Empirical annual attenuation distributions diﬀer from each
other a lot.
In this work, computer program TraSat has been used to
make calculations for all propagation parameters of satel-
lite links. The program uses algorithms which are recom-
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mended by ITU-R and can apply parameters recommended
by ITU-R as well as parameters from others resources,
e.g., kown local values for chosen parameters.
Beneﬁt of modern satellite systems is their ability to op-
erate with broader bandwidths in the millimeter and the
spacecraft is thus able to accommodate smaller antennas.
The role of the space industry is very important in meeting
our connectivity access telecommunication targets and to
contribute to the well-being of the world’s population.
It may be that new mobile voice, data and video applica-
tions capture consumer interest to growth rates similar to
that of satellite television and radio.
Overall satellite industry growth of 16% indicates a funda-
mental robustness and ﬂexibility to weather business cycles.
The prospects of a credit crunch and low stock values will
raise the interest of new investors or those returning to the
satellite industry sector, with attention focusing on business
fundamentals and quality of operations.
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Paper Trends in Use of RF Spectrum
Ryszard Strużak
Abstract—This paper reviews possible improvements in the
use of radio waves for carrying information from an engi-
neering viewpoint. A few new concepts are proposed, which
reduce the problem to an arrangement of solids in a multidi-
mensional space.
Keywords—radio communication hyperspace, radio frequency
spectrum resources, radio regulations, spectrum engineering,
spectrum management.
1. Introduction
This paper deals with the use of the radio waves for in-
formation transmission, a problem under discussion since
many years. It is also known also as spectrum management,
or management of the radio frequency (RF), or RF spec-
trum resources. (We use interchangeably the terms radio
waves and RF spectrum resources.) There is opinion that
these resources are not used as eﬀectively as they should
and could be, and various improvements have been pro-
posed. The issue attracts more and more attention as new
technologies appear that can change dramatically the way
the RF spectrum has been used and managed.
We seek here general trends rather than detailed analysis
of speciﬁc improvement proposals. We begin with a short
summary of the present spectrum management and its im-
provement proposals. Next, we move to engineering as-
pects. We generalize classic notions of the signal mask,
receiver selectivity, and transmitter coverage and reduce
the problem to an arrangement of multidimensional solids
that should be “packed” tightly together, but not too close.
Then, we discuss some possible improvements due to sci-
entiﬁc and technological progress. The paper is based on
the presentation prepared for the URSI General Assem-
bly [1]. Opinions expressed here reﬂect personal views of
the author.
2. Radio Regulations
The ﬁrst radio regulations were created at the 1903 Berlin
conference. All those interested gathered there to assure
that the uses made of the radio waves will not infringe their
vital interests. It was only two years after the ﬁrst wireless
communication across Atlantic astonished the world. Since
then, the signiﬁcance of radio increased enormously. The
International Telecommunication Union (ITU) has been
created. The Berlin agreement has been replaced by the
ITU convention and radio regulations. These are now
legally binding in some 190 countries around the world
and this section oﬀers their short summary. More details
can be found elsewhere, e.g., in [2], [3].
2.1. International Regulations
The ITU regulations represent the collective wisdom of all
the ITU members. The radio waves and the geostationary
satellite orbit (GSO) (since 1963) are treated as common
heritage of mankind that must be fairly shared among all
countries. On the international arena they can be used
freely, without any restrictions, as long as it “shall not
cause harmful interference to, and shall not claim protec-
tion from harmful interference” [3]. If however there is an
interference threat, the regulations deﬁne principles on how,
when, where and under what conditions their use should
be allowed or denied. In essence, the radio regulations
are a collection of the principles, requirements, procedures,
and plans, commonly agreed among all those interested as
necessary for the fair shared use of the RF spectrum and
geostationary satellite orbit. As that use depends on the
progress in science and technology, the ITU regulations
are reviewed every few years. Governments and private
sector entities work together toward a compromise, and the
participation in the work is open to all those interested. For
instance, the preparations for the 2007World Radiocommu-
nication Conference started 5 years before the conference
and resulted in a few thousands modiﬁcation proposals.
The proposals were considered by some 3000 experts from
161 countries, gathered in Geneva, Switzerland. The con-
ference documents count some 12000 pages and the ﬁnal
acts alone – 500 pages. These numbers illustrate how the
task is important and diﬃcult.
A conﬂict-free use of any shared resource implies the ex-
change of information about the actual and planned uses,
collaboration and compromise. The ITU procedures and
common planning exercises create a practical framework for
that. The system makes it possible to use the RF spectrum
(and the GSO) in an orderly and transparent way. Addi-
tionally, the ITU standardization activities lead to standard
transmission methods, which in turn assures a mass mar-
ket for equipment and facilitates radio services across the
globe, making them cheap.
Uses made of the RF spectrum (and the GSO) that require
international recognition are to be registered in the ITU
databases. Every new proposal is examined in view of po-
tential conﬂicts with those notiﬁed earlier in the database.
The system bases on formal declarations, and does not fore-
see any monitoring by an independent body. The declared
use can diﬀer signiﬁcantly from the actual use, and most
often it does diﬀer, which leads to apparent scarcity of free
frequency bands and orbital positions. It is a weak point
of the ITU system. Finally, we note that the protection of
passive services depends totally on administrative regula-
tions.
95
Ryszard Strużak
2.2. National Regulations
The ITU regulations are a part of an international treaty
that governments commit to observe. In most countries
they are complemented by national regulations. The pur-
pose is to achieve speciﬁc political, economic, or social
objectives. Assuring universal access and protecting the
investments made, are examples of such objectives. Most
national regulations introduce licenses and fees for the ac-
cess to the RF resources. Only minuscule parts of the RF
spectrum (so-called ISM frequency bands) are exempted
from the licensing obligations. These are allocated for in-
dustrial, scientiﬁc, medical and domestic applications of
RF waves.
Various licensing criteria are in use around the world. One
is the seniority or ﬁrst-come, ﬁrst-served principle. Another
one is the criterion of merits determined through compar-
ative hearings, known also as the beauty contest. In some
countries licensing is treated a source of revenue and li-
censes are auctioned. The access to the resources is given
to those who pay the most, which is a form of the wealth
criterion. In reality it is an extra tax, which increases the
governmental budget without any eﬀort (an idea popular
among politicians). It also augments the price of radio ser-
vices and detours money that otherwise could directly be
invested in the telecommunications.
2.3. Private Spectrum
A number of economists consider privatization as the best
way to improve the use of the RF spectrum resources. They
request the spectrum should be ruled by market forces only,
as it is with the real estate. It should be traded, aggre-
gated, divided and freely used for a wide range of owner-
selected services [4]. However, Elinor Ostrom, the 2009
Nobel Prize laureate in Economic Sciences, challenged that
view, showing that common resources can be successfully
managed without government regulation or privatization.
Privatization is not a new approach, as it prevailed in the
pre-regulation era. At that time, it resulted in the power
race and chaos and was abandoned. In view of their crucial
role played in the safety, security, and wealth of nations,
doubts are expressed if the privatization of RF resources
serves as well the society as its advocates claim. A patch-
work of incompatible proprietary solutions can replace the
worldwide standards and wipe out all beneﬁts they oﬀer.
Analogy to real estate is misleading, as it ignores the elec-
tromagnetic interactions [5]. The borders of tradable piece
of the spectrum cannot be unambiguously determined as in
real estate.
2.4. Spectrum Commons
We mentioned that every nation enjoys free access to the
RF spectrum resources as they are considered a common
heritage of the humanity. Advocates of the open spec-
trum doctrine propose that principle to be extended over
every citizen. The concept is not new, like the privati-
zation idea. Indeed, before the regulations, radio waves
were a commons and were appropriated as needed, without
any formalities. The concept of free (unregulated) use was
abandoned because of a ﬂood of litigations. At that time,
the radio science and technology were too primitive to cope
with the spectrum sharing problem. However, knowledge
and technology of today make it possible to come back to
the idea, at least in some applications. Wireless computer
networks based on the IEEE 802.11 standards is the best
example. They are extremely successful because their use
does not require any license (they operate in ISM – indus-
trial, scientiﬁc, and medical frequency bands).
The doctrine does not sweep away the market. It only re-
stricts market forces to the equipment market, leaving aside
the radio waves; much like in the sea transport, where ships
and harbors are privately owned, but the use of ocean wa-
ters is free and open to everybody. With current technology,
the open access can oﬀer only the best effort level of the
quality of service, which decreases as the number of users
increases. Instead of denying the access to the latecom-
ers or those less wealthy, it forces all the users to share
degradation of the quality of service.
3. Radio Communication Hyperspace
Three signal-related concepts are discussed in this section:
signal solid, propagation mapping, and reception window.
3.1. Signal Solids
Message to be transmitted from source to destination is
a continuous function of continuous time, or a sequence of
symbols, i.e., a function of discrete time. The transmitter
maps it into a radio wave signal, using modulation and other
operations. Examples are the analog-to-digital conversion,
signal compression, and scrambling. That process involves
a number of independent variables. For instance, the signal
engages four variables: frequency, amplitude, phase, and
polarization of the carrier radio wave. The widths of the
frequency band and time slots the signal occupies are other
variables. These variables create a multidimensional space,
in which the transmitter concentrates the signal energy in
some speciﬁc regions. We call them signal solid. It is easy
to notice that it is a generalization of the signal mask which,
in our convention, is a projection of the signal solid on the
plane frequency-energy. A multidimensional solid cannot
be shown on a plane sheet without deformations, but it can
be depicted in a series of plane projections, or cross section
cuts, assuming ﬁxed values of other variables. The same
reasoning is applicable to all signal-related concepts such
as the station coverage for instance.
3.2. Propagation
The radio wave propagates along its path loosing energy
due to the absorption, spatial spreading, diﬀusion, and
shadowing. The reﬂection and scattering alter it too, as
does so the Doppler eﬀect, if the transmitter, receiver, or
reﬂecting objects are moving. The ﬁnite velocity of the
wave causes the signal latency. In summary, signal solids
change dynamically the form, size, and position. Most of
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these eﬀects have random components that can be described
only by their probability distributions. Propagation-related
eﬀects distort the signal so that the received message diﬀers
from that originally sent. The diﬀerence, often expressed
as bit error rate, is closely related to system performance
measures such as transmission range or speed. The trans-
mitting and receiving stations correct the predictable trans-
mission errors by applying appropriate algorithms and data
built-in in their hardware and software. In the anticipation
of signal distortions, a multitude of operations are used for
that purpose, such as modulation and demodulation, coding
and decoding, or spreading and despreading. Clearly, the
more the system “knows” about the expected distortions,
the more eﬃcient the error correction.
3.3. Reception Window
The receiving station creates a multidimensional “window”
that – ideally – is transparent to the intended signal and
opaque to all other signals. It is easy to note that this is
a generalized selectivity mask of the receiver, whose classic
deﬁnition is restricted to frequency and energy. In analog
systems, the reception window is usually a single opening.
In digital systems, it consists of a series of non-contiguous
openings, stationary or changing in time. All physically re-
alizable systems have also spurious windows through which
unintended signals can penetrate. Normally, the intended
signal must ﬁt exactly the receiver window in all dimen-
sions as foreseen by the system design. Any overﬂow or
underﬂow leads to undesired eﬀects. All signals that do
not ﬁt that window at least in one dimension are to be re-
jected. Examples of such signals are those that arrive at
wrong times, at wrong frequencies, from wrong direction,
or with wrong polarization.
4. Technological Improvements
This section presents some comments on possible improve-
ments and on the role of science and technology.
4.1. Electromagnetic Compatibility
Improved use of the RF resources requires improved elec-
tromagnetic compatibility (EMC) engineering methods and
tools. They are necessary to identify, analyze, predict, pre-
vent, and reduce signal collisions. It involves radio wave
propagation because, for instance, shadowing by natural
obstacles can eﬃciently attenuate unwanted signals in ter-
restrial microwave applications at no extra cost. It is the
least expensive reduction method of unwanted signals, but
it requires detailed digital models of the terrain irregular-
ities and man-made objects, and careful selection of the
station locations.
4.2. Redundancy
There are techniques that improve the spectrum use by op-
timizing the quantity of information sent per hertz, or by
reducing the quantity of spectrum needed to send bits at
a speciﬁed rate. Signal compression, for instance, removes
redundant bits. The radio wave propagation process can do
the opposite – can add extra redundancy due to reﬂections.
The received wave is composed of a number of replicas
of the original sent. Each replica arrives at a diﬀerent
time, from diﬀerent direction, and with diﬀerent polariza-
tion, and interferes with the others. The interference can be
destructive, when the waves cancel each other, or construc-
tive, when the waves add together. Various techniques ex-
ploit it. The diversity reception, intelligent antennas, single-
input-multiple-output (SIMO) systems, and multiple-input-
multiple-output (MIMO) systems are examples. The idea of
signal summation lies also behind the concept of multiple-
input-single-output (MISO) systems, as well as of single-
frequency networks (SFN), where two (or more) stations
transmitting the same content share a common frequency
band coverage region.
4.3. Unwanted Signals
The radio wave carries the intended message to its receiver
but does not stop there. It continues farther, and can reach
other receivers, where it is neither expected nor wanted.
Unwanted signals interact with the intended signal and add
to the transmission error. As the propagation medium is
shared by all the constituencies of the environment, all the
radio waves they radiate coexist and the resultant wave fol-
lows activities of the individual radiation sources. That
introduces additional random factors to the process. If the
characteristics of these signals are known or foreseeable,
their negative eﬀects can be eliminated or reduced by ap-
propriate system design.
4.4. Spurious Radiations
Radio equipment produces spurious radiations due to tech-
nical imperfections and laws of physics. These do not carry
any useful information, but occupy the spectrum. (Man-
made ISM emissions fall in that category.) Their reduction
increases the equipment cost, which does not translate di-
rectly into any tangible beneﬁt for the equipment owner.
The beneﬁciaries are the owner’s neighbors. The spuri-
ous radiations are thus never completely removed. On the
other end, receiving stations have spurious windows that
make it possible for unwanted radiations to penetrate and
disturb the system operation. Like the unwanted signals
from transmitter, they result from technical imperfections
and are tolerated because of the cost factor. It is the role of
the spectrum managers to keep strict restrictions on such
radiations and responses for common beneﬁt. It is not an
easy task as it usually requires equipment replacing, which
always create an economic loss to someone.
4.5. False Signals
Radio waves interact when applied to a non-linear element.
They mix together, and produce a number of false signals
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at frequencies F = (nF1±mF2) in the case of two signals
at frequencies F1 and F2, where n and m are integers. Such
mixing can involve more than two true signals and pro-
duce more spurious products. Usually, their amplitudes are
much less than the original true signals and decrease as the
order of the mixing product (n + m) increases. Although
the spurious do not carry any useful information, they can
interfere with useful signals as they were true signals from
transmitters.
4.6. Signal Separation
It follows from previous sections that any unintended sig-
nal at the receiver must lay outside of the receiver window,
at a safe distance from it, at least in one dimension. The
safe distance is application and technology dependent and
is deﬁned by the system design. It may be the frequency
separation, code separation, direction separation, etc. In
ultra wide band (UWB) systems, for instance, it is the dif-
ference in the signal (spectral) power density: the UWB
signal has power density much smaller than that of the
(intended) narrow-band signals. The signal separation is
often realized in terms of station coverage. Traditionally,
that coverage is deﬁned as the geographical area within
which service from a radio communications facility can be
received. In this context, the service and signal are inter-
changeable. As a consequence, the concept of signal mul-
tidimensionality leads us to the idea of multidimensional
coverage solids (Fig. 1). Only three variables are shown
in the ﬁgure: two geographical coordinates and frequency.
The cylinders represent the coverage of three omni direc-
tional radio communication systems A, B, and C.
Fig. 1. Separated coverage solids of tree stations A, B, C.
Stations A and B share a common geographical area but are
separated in the frequency domain, B and C share a com-
mon frequency band but serve separate geographical areas.
The coordinate axes may represent also other variables such
as time or polarization. This representation applies to all
variables, by which one radio signal can be distinguished
from others.
The coverage is determined by the energy relations among
the desired and unwanted signals and system noise. As a re-
sult, the coverage of an isolated station and the coverage of
the same station in the presence of neighboring stations can
diﬀer signiﬁcantly (see Fig. 2). The ﬁgure presents results
of computer simulation of that eﬀect assuming all stations
are identical. In this example, the increase of the number
of stations can result in the reduction of the original cover-
age up to 25% of its original value. To lower the coverage
Fig. 2. Station coverage depends on signal environment.
losses, separation distances must be increased. The exam-
ple shows that the station coverage cannot be determined
conﬁdently once for ever. It depends on, and varies with,
the signal environment that changes unpredictably. If the
station is a part of network, this remark applies to the whole
network.
4.7. Filling Holes
Digital signals appear in the time domain as disjoint forms:
pulses, or groups of pulses (packets), separated by empty
spaces. Time-division multiplex access (TDMA) uses these
spaces to transfer two or more bit streams in the same
(shared) frequency band. Band-limited signals are simi-
larly represented by disjoint ﬁgures in the frequency do-
main. Empty spaces (spectrum holes) can be used to allow
multiple users to transmit at the same (shared) time period.
Frequency-division multiple access (FDMA) systems base
on that principle. The same principle applies to systems
that use directional antennas to ﬁll in geographical cover-
age holes.
4.8. Packing Solids
To avoid harmful interactions, the signal solids must be sep-
arated by safe distances. On the other hand, they should
be packed tightly together, to leave more space to other
signals. Keeping the solids closely, but not too close, re-
quires the signal sizes, forms, and positions to be precisely
matched against each other (except for randomized sys-
tems). A common reference frame, such as the frequency
and time standards, synchronization and harmonized access
coordination schemes are crucial here.
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4.9. Collaboration
In our hyperspace convention, the engineering task consists
in the best arrangement of solids in a hyperspace. That is
not possible without collaboration. Activities of ITU and
other organizations have served that purpose since many
years. Special techniques have been developed to optimize
the frequency planning, coverage coordination, and com-
munication protocols.
In modern systems, many of the common ITU collaborative
coexistence rules are embedded in the equipment hardware
and software. Neighbor-friendly medium access protocols,
such as the scheduled access, access on-demand, or self-
adaptive access are examples.
The adaptive approach implies a real-time monitoring of the
signal environment. For instance, the carrier-sense multiple
access (CSMA) systems verify the absence of other signals
before transmitting. If a signal is sensed, the transmitter
waits for the transmission in progress to ﬁnish before ini-
tiating its own transmission. Such a friendly approach is
not new. It has been invented many years ago with prim-
itive technology, in not-for-proﬁt applications and passed
a practical test of life in the radio amateur services.
4.10. More Variables
The signal frequency is one of physical variables, or di-
mensions, that decide on how the radio medium is used.
It decides on propagation eﬀects, on antenna performances
and on the system cost, to a large degree. For that reason
it ﬁrst focused engineering eﬀorts since the very begin-
ning. The vital role of time became clear later, after the
digital technology was developed. The number of signal
dimensions is not ﬁxed in advance for any speciﬁc radio
system, as it depends on the technology applied by the
system. Any physical variable by which radio signals can
be distinguished one from another, can be exploited. The
more dimensions used, the more degrees of freedom in the
radio spectrum utilization, with potentially signiﬁcant im-
pact on the system costs. Future systems are expected to
make wider use of greater number of these variables, which
creates new research challenges.
4.11. Optimization
The geometrical abstractions proposed here may help in
designing improved use of RF resources by future systems.
The problem is related to mathematical optimization prob-
lems such as the tessellation, packing, or knapsack prob-
lem. A two-dimensional tessellation is a collection of plane
ﬁgures that ﬁlls the plane with no overlaps and no gaps.
In a packing problem, given objects are to be packed tightly
into a container with minimal gaps.
In a knapsack problem, a collection of objects is to be se-
lected from a given set in such a way that their total value
is as large as possible. Also the development of the com-
munication robots and intelligent networks is a challenge,
where the mathematical game theory can be helpful. Ap-
propriate mathematical models and optimization tools can
facilitate the engineering task enormously.
4.12. Communication Robots
Signal sensing mentioned earlier is only a step towards ﬂex-
ible systems that adapt themselves to the changing environ-
ment and a number of concepts have been proposed. The
software-deﬁned radio, agile-radio, policy-deﬁned-radio,
dynamic spectrum access, and cognitive radios are exam-
ples [6], [7]. They monitor the environment (individually
or in a group), sense the spectrum holes and estimate the
channel-state. They use predictive modeling and interfer-
ence threat analysis and select the best signal parameters,
providing dynamic and fair spectrum sharing with other
radios. They can also follow the local regulatory restric-
tions, if these and location information is stored in their
memories.
This leads us to the concept of intelligent communication
robots that work together and negotiate to assure the best
possible use of the radio frequency spectrum according to
given criteria. A further step is a network of such robots.
Future self-organizing and self-learning networks, to which
today’s wireless ad hoc mesh networks evolve, have capac-
ity to overpass all what we imagine today. This is possible
thanks to swarm intelligence, based on the collective ac-
tions of the component systems. The individual robots will
collaborate and exchange real-time information about the
traﬃc and radio environment, like ants or bees, much bet-
ter and much faster than spectrum mangers can. Signals
will ﬂow in three planes: data plane, control plane and
knowledge plane.
4.13. Science and Technology
Today radio communication technologies base on the James
Clerk Maxwell’s (1831–1879) theory. However, physics
has progressed enormously since the 19th century. Max
Planck (1858–1947) introduced quantum theory. Albert
Einstein (1879–1955) replaced the traditional notion of
space, time, energy and matter by the interchangeability
principle of matter and energy in four-dimensional space-
time.
New ideas continue to appear changing our understanding
of the world, as, for instance, the concept of the dark mat-
ter, or string theory. According to the theory, the electron
is no more a material particle or wave function as we were
taught, but consists of oscillating “strings”. And string the-
ory requires the universe of ten dimensions or eleven, and
not four, as Einstein told us [8]. To derive tangible re-
sults from that progress, a number of practical application-
oriented research programs have started, among which the
quest for quantum computer is probably most popular.
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5. Concluding Remarks
“There is no more spectrum available” – declared Her-
bert Hoover, then the US Secretary of Commerce, in 1925.
As a matter of fact, it never was suﬃcient. At the Hoover’s
times, the new radio regulations were expected to solve the
spectrum scarcity problem. Later, spectrum engineering
was expected to do the same [9]. Today, some economists
propose market forces as universal medicine to solve the
spectrum scarcity problem. However, the scarcity relates to
physical processes that do not change when the spectrum
is public, or is privately owned. Economic mechanisms
(and administrative rules) deal only with the way the RF
spectrum is accessed, i.e., who has the right to use it and
for what purpose. How eﬃcient is that use decides the
technology applied.
Radio technologies in use are determined by the status of
science, by investment opportunities and business inertia,
and by the balance between competing interests. The so-
ciety is composed of various groups, each with its own
world-views, deeply rooted in the past experience. Their
interests and goals are often conﬂicting. What is the best
for one group is not necessarily good for the others. Those,
whose needs have been satisﬁed, are against any change
that would threaten their acquired beneﬁts. Newcomers,
with no access to the radio spectrum, press for changes.
Engaged are systems of values and preferences and there
are no universally accepted criteria in dealing with such
issues.
We have discussed here some technological improve-
ments possible in the use of RF spectrum. In spite of all
their advantages, the new technologies have a little chance
for quick and universal introduction. Their high costs and
enormous investments in old technologies, which still work
and bring proﬁts, are the main obstacles. For some time
to come, we will thus continue to live with the present
regulatory arrangements, most likely mixed with other ap-
proaches.
In spite of the spectrum shortage claimed since the be-
ginning of radio, radio applications have developed enor-
mously. It has been possible thanks to the progress in
science and technology that did not say the last word yet.
Not so long ago, in 2007, the ﬁrst nano-radio has been
built [10]. It is a single carbon nanotube, one ten-
thousandth the diameter of a human hair that requires only
a battery and earphones to tune in to a radio station. To
what degree will quantum physics and nanotechnology im-
pact the use of the RF spectrum resources? Nobody can
answer such questions today. With the future, the only sure
thing is that it will surprise us. . .
References
[1] R. Strużak, “Improved utilization of the radio spectrum respecting
physical laws”, in Proc. XXIXth URSI Gener. Assem. Conf., Chicago,
USA, 2008, Sess. E05.
[2] J. A. Stine and D. L. Portigal, “Spectrum 101 – An Introduction
to Spectrum Management”, MITRE Tech. Rep. MTR 04W0000048,
March 2004.
[3] R. Strużak, Introduction to International Radio Regulations. Trieste:
ICTP, 2003; also R. Strużak, “Introduction to spectrum manage-
ment”, in Methods and Algorithms for Radio Channel Assignment,
R. Leese and S. Hurley, Eds. Oxford: Oxford University Press, 2002,
pp. 7–21.
[4] R. J. Matheson, “Flexible spectrum use rights”, in Proc. Symp. Adv.
Radio Technol. ISART 2005, Boulder, USA, 2005, pp. 21–36.
[5] R. Strużak, “Flexible spectrum use and laws of physics”, in Proc.
ITU Worksh. Market Mech. Spect. Manag., Geneva, Switzerland,
2007.
[6] O. Ileri and N. B. Mandayam, “Dynamic spectrum access models:
toward an engineering perspective in the spectrum debate”, IEEE
Commun. Mag., vol. 46, no. 1, pp. 153–160, 2008.
[7] S. Haykin, “Cognitive radio: brain-empowered wireless communica-
tions”, IEEE J. Select. Areas Commun., vol. 23, no. 2, pp. 201–220,
2005.
[8] B. Greene, The Elegant Universe. Superstrings, Hidden Dimensions,
and the Quest for the Ultimate Theory. New York: Norton, 2003.
[9] JITAC: Spectrum Engineering – the Key to Progress, New York:
IEEE, 1968.
[10] R. Sanders, “Single nanotube makes world’s smallest radio”, UC
Media Rel., Oct. 2007 [Online]. Available (accessed: 29.04.2008):
http://www.berkeley.edu/news/media/releases/-
2007/10/31 Nano-Radio.shtml
Ryszard Strużak is a Full Pro-
fessor at the National Institute
of Telecommunications (NIT),
Poland, and a Co-Director of
ICTP Schools on Wireless Net-
working, Italy. He is the author
or co-author of some 200 papers
as well as 10 patents in the areas
of radio communications, spec-
trum management, and electro-
magnetic compatibility. He was
a consultant to ITU, IUCAF,
PWC, UNOCHA, WB and to industry and governmental
agencies in Poland, Switzerland, Turkey, United Kingdom,
the United States, and other countries. He served as the
Head of Technical Department and Acting Assistant Di-
rector at CCIR-ITU, a Visiting Professor at Institut Na-
tional Polytechnique de Toulouse, a Full Professor at the
University of Information Technology and Management at
Rzeszów, a Professor a Wrocław University of Technol-
ogy, a Professor and the Head of NIT Wrocław Branch, the
Editor-in-Chief and the Chair of Editorial Board, Global
Communications. He co-founded and chaired International
Wroclaw Symposium on EMC. He was active in interna-
tional organizations: ITU, URSI, IEC and CISPR, where
he was elected to leading positions, among others the Vice
Chairman of ITU Radio Regulations Board. He was hon-
ored by the ITU Silver Medal, two international awards, and
by highest national awards and decorations. He was elected
a member of New York Academy of Science and an Aca-
demician of the International Telecommunication Academy.
He is a Life Fellow of IEEE and was awarded by an IEEE
EMCS Acknowledgment of Gratitude.
e-mail: r.struzak@ieee.org
National Institute of Telecommunications Wrocław Branch
Swojczycka st 38
51-501 Wrocław, Poland
100
Paper Adaptive Resource Management
and Flexible Radios for WiMAX
Jose´ Salazar, Ismael Gómez, and Antoni Gelonch
Abstract—The availability of dynamic resource management
will be crucial for the deployment of future wireless systems
characterized by high data rate services with rigid quality of
service demands. Flexible radios appear as the technological
answer required to achieve constraint goals under different
channel conditions and transmission scenarios. This paper is
focused on enhancing another step of flexibility within the re-
source management by including an efficient handling of com-
puting resources. This concept towards flexible architectures
represents a key word for a real successful implementation due
to the relationship between the radio applications, which face
the scarcity of resources within a heterogeneous environment,
and the processing power needed to execute them.
Keywords—computing resource management, radio resource
management, reconfigurability, software radio platforms.
1. Introduction
Some important threads for new wireless technologies
such as long term evolution (LTE) and worldwide in-
teroperability for microwave access (WiMAX) mobile
(802.16e standard) are high demands of flexibility, and
reliability. These future mobile networks are defined
by several radio access technologies (RAT’s) with cells
in different hierarchical levels and frequencies offering
the same or nearly the same services [1]. For multistan-
dard/multimode terminals the preference of one standard
over another will be defined by different criteria. For ex-
ample required quality of service (QoS), link conditions,
or network traffic; but could also be dictated taking into
account the terminal capabilities such as battery life and
energy consumption.
Concerning the deployment of radio interfaces of both ter-
minals and base stations becomes a hazardous task to obtain
solutions where are considered all the possible scenarios,
and parameters. Different scenarios for instance, imply that
the assignment of services and its quality restrictions will
depend on the user preferences and capabilities, or could
take part as a seamless roaming depending on the area of
location. However, a reconfiguration process is inherited
and this will be dictated by a set of parameter selection
towards an optimization target.
Software radio (SR) exploits reconfigurability and adaptive
parameterization to achieve flexibility [2], [3]. Adaptive pa-
rameterization means that the signal processing structure
may be switched by parameters to realize different stan-
dards. Nevertheless, the reconfigurable capacity of a SR
platform rely on the processing computational resources
consumed by the standards is able to execute [4]. Flexible
radio systems which can be able to dynamically establish
an optimal management of resources of SR platforms will
play a main role. The idea behind this work is a framework
which brings together a dynamic awareness and control of
the resources involved in the reconfiguration process. The
goal in this paper is to test a fair usage of resources across
radio and hardware environments, focused on trading effi-
cient computational and radio resource assignation but pro-
viding constant QoS.
The rest of this paper is organized as follows: Section 2
deals with the concepts of advanced resource management
and orthogonal frequency division multiplexing (OFDM)
systems. Section 3 describes a framework for flexible radio
platform. Section 4 describes a case of study defining sys-
tem specifications adopted for simulations. Follows simula-
tion results and discussion in Section 5. Finally, Section 6
concludes the paper.
2. Advanced Resource Management
and OFDM
2.1. Radio Resource Management
The scenario in modern mobile networks introduce new
tasks within the radio resource management (RRM) prob-
lematic, an efficient use of radio resources is determined
by the general characteristics of the networks their selves
and by a common management within the whole system.
Reconfigurable baseband RF/IF platforms include the use
of advance media access control (MAC) and RRM func-
tionalities. Such solutions incorporate suitable control of
the reconfiguration process necessary to assure the selec-
tion of the RAT which can offer the desired service [1],
they manage dynamically the allocation and de-allocation
of radio resources (e.g., time slots, codes, frequency carri-
ers, etc.) [5]. On the other hand in order to achieve ver-
tical and horizontal handovers, radios with cognitive cen-
tric properties, such as spectrum monitoring, localization,
tracking, and others features [1], appear to handle neces-
sary cross-layer interactions leading to increase multiuser
capacities.
2.2. Computing Resource Management
Hardware platforms on the mobile devices will impose
limits on processing operation even under optimization
processes of cognitive algorithms. Therefore for a more
sustainable approach another feature must be added: the
awareness of the processing capabilities, this is a real way
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towards flexibility and granularity. The management of
computing resources refers to the hardware that imple-
ments the (software-defined) signal processing chains for
radio communications.
2.3. Adaptive Modulation in OFDM-Based Systems
Orthogonal frequency division multiplexing systems are
conceived for data transmission in frequency selective chan-
nels, and have as mathematical background the fast Fourier
transform (FFT). OFDM advantages are spectral efficiency,
ability to fight multipath distortion and delay spread, and
resilience to intersymbol interference (ISI). Adaptive modu-
lation in OFDM entails some decision taking about the ser-
vice data rate, bandwidth of transmission, by selecting some
transmission mode. It presents several advantages com-
pared to techniques that use a unique carrier signal. Based
on the channel prediction the transmitter selects the appro-
priate modulation schemes for next time slot. The constant
throughput of an adaptive OFDM scheme exploits the fre-
quency selectivity of the channel while offering a constant
throughput [6]. Higher order modulation schemes, which
are spatially more efficient such as quadrature amplitude
modulation (QAM), need better channel conditions that the
lower order modulation schemes accordingly to a bit error
rate (BER) criterion.
2.4. The 802.16e Standard (WiMAX Mobile)
The IEEE 802.16e standard release defines the WiMAX
mobile system. WiMAX is short of worldwide interoper-
ability for microwave access officially known as wireless
metropolitan area network (MAN) [7], [8]. Quality of ser-
vice in WiMAX is delivered using adaptive modulation
and variable forward error correction (FEC) encoding per
RF burst.
Fig. 1. Algorithm for adaptive modulation in WiMAX.
The transmission modes are defined by the MAC layer in
order to adjust the user quality of service parameters de-
pending on the channel characteristics, such as the delay
spread, the fading, the user speed, etc. This ensures a ro-
bust link while maximizing the number of bits/second for
each user unit, i.e., enables an optimal average data rate,
improving system capacity and also allow being able to
deal with service level agreements [9]. Switching levels
for modulations schemes are set to achieve some BER
performance, so that if the estimated channel condition
is within the stored switching level for the modulation
scheme under operation it maintain the same modulation
format [10], [11].
The algorithm is shown in Fig. 1. Evaluates the channel, the
required throughput to achieve the target BER, and switch
the transmission mode, if the channel conditions (signal-
to-noise ratio – SNR) are below some threshold, then rene-
gotiation of target QoS takes place.
3. Integrated Resource Management
Framework
Adaptive modulation for WiMAX accomplish to have self
awareness deciding about the data rate, the transmission
mode, and therefore about the bandwidth of the transmis-
sion. Nevertheless, some selections might be achieved to
support the user’s required QoS, or the network load, at the
expenses of rising computational load and inefficient energy
consumption. For example, let suppose a scenario where
a user of a certain service will require certain BER > 10−4
then considering the link conditions, a more efficient spec-
tral scheme shall be selected such 64 QAM; nevertheless
such terminal has limited computing resources, or less bat-
tery life in order to execute the signal processing tasks,
so that the system capacity will be affected. Conservative
approaches, tending to reduce sustainable rate through ne-
gotiation, or even not taking into account QoS constraints,
will maximize radio capacity at the expenses of computing
costs.
Trade-offs between capacity, robustness and computing ca-
pabilities might be accomplished in real time. The con-
cept of flexible radios introduces automated radio, com-
Fig. 2. Flexible radio framework.
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puting and energy resource management of the SR equip-
ment. Flexible radios ease an exchange of radio for com-
puting resources and vice versa [4]. Parameterization
might be achieved by learning standards and its features,
i.e., defining the similarities and dissimilarities among their
signal processing chains [3], thus aassembling platform-
specific, defining the parameters dependencies of the dif-
ferent modular blocks of a communications standard chain,
including the computational costs (million instructions
per second/million operations per second (MIPS/MOPS)
counts).
In the framework depicted in Fig. 2, an engine based on
dynamic wave-form design, continuously seek the best set
of resources available, taking decisions for parameter op-
timization maintaining QoS, based on radio, and comput-
ing environments monitoring and even future predictions
of behaviors. This dynamic wave-form-design varies from
the adaptive modulation process described before because
the parameter changing depends on feedback information
searching a fair distribution on resources utilization across
radio, hardware and application environments.
4. Case Study
4.1. The IEEE 802.16e System Model
As an OFDM system, the high data rate sequence of sym-
bols is divided into multiple parallel low data-rate se-
quences, each of is used to modulate the orthogonal sub-
carrier. The transmitted baseband signal can be represented
as
x(t) =
L−1
∑
i=1
s[i] · e−j2pi(∆ f+iBc)t , 0≤ t ≤ T,
where: s[i] is transmitted symbol of the ith subcarrier,
L – total number of subcarriers, Bc – subcarrier bandwidth,
∆ f – frequency offset, T – useful symbol duration (without
cyclix prefix).
Table 1
Parameters for OFDM symbols
Parameter Value Definition
B 1.25, 1.75, 5,
10, 15
Channel bandwidth (ad-
justable) [MHz]
L 128, 512, 1024,
2048
Total number of subcarriers,
including the user subcar-
riers NS, guard subcarriers NG
and pilot subcarriers NP, nor-
mally is equal to the FFT
length (NFFT )
n 28/25 Oversampling factor
G 1/4, 1/8, 1/16,
1/32
Ratio of cyclic prefix time to
useful time
At the receiver, the symbol s[i] is calculated integrating
the received signal with a complex conjugate of the corre-
sponding subcarrier:
ŝ[i] =
∫ T
0
x(t) · ej2pi(∆ f+iBc)td t.
As it was described in Section 2, WiMAX physical layer
allows making an optimum choice of various parameters,
such as prefix cycle length, number of subcarriers, subcar-
rier spacing, preamble interval, in order to achieve some
performance goal. The respective values defined for the
primitives of an OFDM symbol are condensed in Ta-
ble 1 [6].
Based on these parameters the time duration of an OFDM
symbol Ts and thus the corresponding data rate R can be
acquired as it follows:
Ts = (1/∆ f )(1 + G),
Ts = [1/( fs/NFFT )] (1 + G),
Ts = [1/(nB/NFFT )] (1 + G),
R =
Ns Nb Crate
NFFT
nB (1 + G)
,
where Nb, Crate are the transmission parameters; Crate is
coding rate used, Nb is number of bits, depending on the
constellation used.
4.2. Performance of the IEEE 802.16e Physical Layer
WiMAX physical layer advantages depend significantly
from the timing, and frequency synchronization at the re-
ceiver side which is achieved by the using of pilots and the
cyclic prefix insertion [6], [12]. BER coding and modula-
tion schemes listed in Table 2 have been evaluated using
Monte-Carlo simulations developed in MATLAB.
Table 2
Simulated coded and modulation schemes
Scheme Modulation RS code Conv. code
1 QPSK (32, 24, 4) 2/3
2 QPSK (40, 36, 2) 5/6
3 16 QAM (64, 48, 8) 2/3
4 16 QAM (80, 72, 4) 5/6
5 64 QAM (108, 96, 6) 3/4
6 64 QAM (120, 108, 46) 5/6
4.3. WiMAX Computational Complexity
Another advantage of OFDM to single-carrier modulation
schemes is that it requires lower computing costs for higher
data rate links.
Typical equalizers complexity is proportional to the prod-
uct of the bandwidth – delay spread product: B ·Tm, thus
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the number of taps required to achieve ISI free communi-
cation is given by ξ = B ·Tm.
This means that such equalizer of ξ taps have to complete
ξ number of multiply-accumulate operations per symbol
(MACs). The processing costs grow as the square of the
data, and the total complexity is of the order of:
O(B2Tm).
Now focusing on an OFDM-based system susch as
WiMAX, one of the most demanding tasks to execute in
terms of processing is the fast Fourier transform algorithm,
which encloses computing costs of the order:
O(N log2 N)
thus considering that B/NFFT is number of symbols per
second, 1/Tm is complexity order per symbol.
WiMAX will present nearly linear behavior of computing
complexity even under the demanding tasks of forward er-
ror correction blocks chosen and the highest data rates:
O(B log2 B ·Tm).
Taken into account a channel model, as in [13], [14]
where the delay spread is Tm = 0.202, the order of
complexity of transmission of the whole orthogonal fre-
quency division multiple access (OFDMA) system will
have a linear tendency for different bandwidths, as it shown
in Fig. 3.
Fig. 3. Order of computational complexity for different trans-
mission bandwidths.
This fact is also true when some FEC as turbo decoder,
block turbo codes are used at the receiver side, there are of
course variations concerning the system performance, and
the computing costs are raised, but the behavior still linear.
4.4. Simulated Processing Complexity
Execution times of the processing blocks on the whole
chain were obtained for the different modulation schemes
and the code rates selected at every time slot consider-
ing downlink transmission and reception. The computa-
tional costs in terms of central processing unit (CPU) time
rise depending on the number of bits corresponding to
modulation scheme as consequence of the number of bits
processed to maintain the throughput. The results are
shown in Table 3.
Table 3
CPU requirements for different
modulation-codes (MCs)
Scheme CPU time [µs]
transmission reception
1 527.97 1226.29
2 849.41 2349.33
3 1130.79 3792.67
4 1214.68 3999.96
5 1225.93 4038.19
6 1765.09 6594.06
The characteristics of the processor used for the simulations
are revealed in Table 4.
Table 4
CPU specifications
Characteristics of the processor
Processor class AMDS Athlon 64 X2
Processor speed 3.2 GHz
Processor cores 2
Bus speed 1000 MHz
Performance/speed 19376 MOPS @ 3.2 GHz
Speed efficiency 6.05 MOPS/MHz
Perfomrance/power 19376 MOPS @ 125 W
Power efficiency 155 MOPS/W
Bytes/cycle 15.7
Average latency 17 ns
4.5. Scenarios for Case Study Simulation
The following scenario is defined:
• Downlink transmission.
• Analysis for bit error rate services demand (BER tar-
get) of 10−4.
• Path delays, and power of channel taps have been
selected according to SUI channel 2 [14].
• The bit error rate performance of the OFDMA system
is depicted in Fig. 4. Is important to notice that on
the transmitter side, turbo codes are selected together
with Reed-Solomon decoder to achieve the quality
of service demands. This turbo decoder has a block
length of 1024, and it use a stopping criteria. It halts
to iterate when the BER target is reached.
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Fig. 4. BER performance of OFDMA system.
Therefore appear two cases that traditional approaches can
deploy in time:
• The base station (BS) will choose to optimize its
spectral efficiency. The normalized spectral efficiency
for the different transmission modes is enclosed in
Table 5. The BS will choose for transmission the
most efficient modulation-coding scheme for all the
users that shall be within its range, in this case
64 QAM 3/4. From the terminal perspective this will
be the worst case because of the demanding process-
ing requirements.
• The second strategy is to go towards the other ex-
treme condition: the BS decides that the most suit-
able transmission mode is the one with the optimal
consumption of computing resources. So it selects
quadrature phase shift keying (QPSK) as transmis-
sion mode for all users to whose is giving service.
The minimum spectral efficiency at the base station
results in an optimal use of processing resources.
There is a difference of 4.5 times between the maxi-
mum of computing costs in the strategy 1 (172576.30
MOPS) to the strategy 2 (38351.30 MOPS).
Table 5
Spectral efficiency for different modulation-code schemes
Modulation QPSK 16 QAM 64 QAM
Code rate 1/2 3/4 1/1 3/4 2/3 3/4
Spectral efficiency [%] 6.25 9.38 12.5 18.75 25 28.13
In Fig. 5 are illustrated the computational complexity for
bandwidths 5 MHz and 10 MHz.
If the hardware platform constraints for the user terminals
are known in terms of the maximum processing operations
that the CPU can accomplish at the time when the appli-
cation has to be executed, then some cost function can be
defined to achieve the desired goal for a more balanced
strategy of decision. Let suppose that the turbo decoder
now won’t have any halt condition based on the instan-
taneous BER, but it stops when some maximum number
Fig. 5. Computational complexity for the two strategies.
of iterations (NOI) is reached. We take into account two
cases: NOI = 20 and NOI = 5 (Table 6).
Table 6
Consumed MOPS for a transmission bandwidth
B = 10 MHz
Max NOI QPSK 1/2 64 QAM 3/4
5 19837.9 89223.07
20 345165.472 76713.988
Is important to notice that a terminal will force to achieve
the required quality of service constraint (BER target) at the
expenses of these costs, but is clear that some terminals
can reach this goal taking into account a better spectral
efficiency or an improvement in terms of computational
complexity and energy consumption.
4.6. WiMAX Waveform Adaptive Function
The next step is to introduce a version of a real adaptive
function which guarantees a desired QoS for some channel
realization. The idea is to maintain a sustainable BER tar-
get according to the channel conditions defined by an SNR
level. It will tend to choose suitable code/modulation map-
ping scheme taking into account the availability of com-
puting resources for the user and spectral efficiency for the
base station. It will obtain the best conditions for the re-
quested QoS, and thus can either transmit with a minimum
of computing costs, or negotiate for a lower QoS when
channel conditions or the computing costs do not allow
that transmission mode. This process is shown in Fig. 6.
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Fig. 6. Algorithm for WiMAX wave-form design.
In order to accomplish this task, we define the following
cost function:
Cost = 0.7Se ff + 0.3Ce ff ,
where Se ff is spectral efficiency, Ce ff is computational ef-
ficiency.
5. Results
On our final analysis we suppose that all user terminals in
the whole system are equidistant to the base station. Their
computing capabilities are defined so its receiver can deploy
either 5 or 20 iterations. The bandwidth of transmission can
be chosen between 5 and 10 MHz. Several combinations
of parameters can be achieved depending on the resources
availability for each user device.
The algorithm use the cost function defined in last section,
to set the number of user terminals to whose will assign
one (constellation code throughput) triplet and thus certain
bandwidth, and certain data rate. The different modulation
code schemes are assigned to the two types of terminals that
execute 5 or 20 iterations in the FEC in order to achieve
Fig. 7. Modulation-coding schemes assigned to the terminals
(BER 10−4) – scenario 1.
the quality of service constraint that was defined. Therefore
a suitable allocation is deployed within the system. Results
are depicted in Fig. 7.
In order to validate this results, we define a second cost
function which to the contrary set more specific weight on
the computing resources than to the spectral efficiency:
Cost = 0.3Se ff + 0.7Ce ff .
The results appear in Fig. 8.
Fig. 8. Modulation-coding schemes assigned to the terminals
(BER 10−4) – scenario 2.
Comparing both figures is clear that for some users there
will be no transmission settings, because either from the
spectral or the computing resources point of view, there
are not enough resources available for its service. Then
the weight of the cost function defines the tendency of re-
Table 7
Terminals scenario
Number of terminals B [MHz] Max NOI permited
250 5 20
10 5
sources and thus the number of terminals to which is as-
signed each of modulation-coding schemes (Table 7). Bet-
ter spectral-efficient MC’s are assigned mostly for the ter-
minals in Fig. 7, while in Fig. 8, is the contrary case.
6. Conclusions
In this paper has been illustrated that in order to achieve the
necessary level of reliability, granularity and flexibility de-
fined for future radio terminals, it is of major importance to
include terminal capacity in terms of its processing power
and power consumption. It also has been exposed how is
possible to asses’ tradeoffs between QoS parameters and
computing costs dynamically. Thus, it can be consider that
the engine can be updated with tracked information every
time slot (in ms).
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Several research challenges remain to be overcome before
a truly practical system might be deployed. In spite of
the technical challenge, it is clear that flexible radios offer
hope to meet the resources demands in terms of spectrum,
robustness and computing and of new wireless communi-
cations.
It is clear that optimization can not be done in devices (only
event detection). Engines seeking the optimum set of re-
sources available, must take into account the computing ca-
pabilities having its major effect in case when the services
are latency limited and a dynamical seamless switch be-
tween RAT’s (for example UMTS/WiMAX) is conceived.
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Romain Couillet and Me´rouane Debbah
Abstract—Recently, much interest has been directed towards
software defined radios and embedded intelligence in telecom-
munication devices. However, no fundamental basis for cog-
nitive radios has ever been proposed. In this paper, we intro-
duce a fundamental vision of cognitive radios from a physical
layer viewpoint. Specifically, our motivation in this work is
to embed human-like intelligence in mobile wireless devices,
following the three century-old work on Bayesian probability
theory, the maximum entropy principle and minimal proba-
bility update. This allows us to partially answer such questions
as, what are the signal detection capabilities of a wireless de-
vice, when facing a situation in which most parameters are
missing, how to react and so on. As an introductory example,
we will present previous works from the same authors follow-
ing the cognitive framework, and especially the multi-antenna
channel modeling and signal sensing.
Keywords— Bayesian inference, cognitive radio, maximum en-
tropy.
1. Introduction
In 1948, Claude Shannon introduced a mathematical theory
of communications [1], allowing two to three generations
of research to design increasingly sophisticated telecommu-
nication tools, whose purpose is to constantly increase the
achievable transmission rate over various communication
channels. One of the key conclusions of Shannon was to
show that a linear increase in the transmission bandwidths
is expected to provide linear growth in the channel trans-
mission capacity, while linear transmit power increase only
provide sublinear capacity growth.
As a consequence, the last decades of research in telecom-
munications led to a situation in which the available trans-
mission bandwidth became dramatically scarce and can
only be acquired by service providers at extraordinarily high
prices. Then, in the end of the nineties, the conclusions
of Foschini [2] and Telatar [3] on their work on multi-
ple antenna (MIMO) systems came as a salvation: when
increasing the number of embedded antennas in both trans-
mit and receive devices, a potential linear growth (with
the number of antennas) in capacity was expected. Since
the exploitation of the space dimension can come virtu-
ally at a zero cost compared to the exploitation of the fre-
quency dimension, these stunning results rapidly generated
lots of research work in the early years of the twenty-first
century.
However, practical applications of multiple antenna systems
took a long time to be put in place, when it was clearly
realized that the exceptional predicted capacity gain could
only come at a very strong signal to noise ratio (SNR)
and for low correlated channels; for instance, line of sight
components in a transmission almost completely annihilates
the gain of multiple antenna systems. However, up to this
point in the evolution of wireless devices, the initial result
from Shannon was still applicable to the most advanced
technologies.
After the MIMO delusion, Joseph Mitola [4] realized that
a new virtual dimension could be exploited to increase the
achievable transmission rate: making the radio smarter.
The basic insight of Mitola was to observe that most al-
located bandwidth is not efficiently used in the sense that,
most of the time, large pieces of bandwidth are left unoccu-
pied. Emabling the wireless devices to sense the frequency
spectrum in a decentralized manner1 allows for a potentially
high increase of spectral efficiency, which we define here
as the actual averaged transmission rate over the theoretical
capacity. These large-scope ideas from Mitola recently mo-
tivated a wide range of research with common denominator
the introduction of intelligence in wireless devices. For in-
stance, Haykin [5] introduces the concept of interference
temperature, which allows to control the level of interfer-
ence allowed in a network, i.e., if a given user has a rate
constraint largely inferior to the effective channel capacity,
the excess unused rate could be used by another device, as
long as this device does not request more than the available
excess rate. This interference temperature brought the new
idea of primary and secondary users in a wireless network:
primary users are those subscribers who are charged a high
price to communicate with high quality of service, while
secondary users pay a lower price to communicate over op-
portunistic excess rates left unused by the primary users,
e.g., [6], [7].
However, all these ideas, revolutionary as they may seem,
only scratch the surface of a larger entity that is the cog-
nitive radio. Indeed, if the cognitive radio is defined, as
was supposedly the prior idea of Mitola or even more cer-
tainly the basic view of Haykin2, as a radio in which all
entities are capable of cognition, then the limitations in the
capabilities of these radios is still unknown and not really
explored. Concrete works on smart devices date back to
Shannon’s time as well. Claude Shannon was already inter-
ested in ideas such as a robot capable of playing chess [8];
he provided an original viewpoint of the cognitive abilities
of future computers back in 1953 [9] and even constructed
a mind-reading machine, the circuitry of which is depicted
in [10].
1So to limit the needs for control signaling.
2Remember that the title of his main contribution on cognitive radios [5]
refers to “brain-empowered” radios.
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In this work, we propose to define a fundamental basis
for cognitive radios on a physical layer viewpoint, which
enables human-like intelligence in wireless devices. This
work comes as a rupture compared to previous telecom-
munication work, as we will no longer rely on Shannon’s
work, but will rather extend it. The reasons why we es-
cape from Shannon’s framework will be explained and jus-
tified in the following sections. The additional mathemati-
cal tools needed to extend Shannon’s theory of information
are the theory of Bayesian probabilities, the maximum en-
tropy principle [11] and the minimal cross-entropy princi-
ple [12], [13], among others.
The remainder of this paper unfolds as follows: in Sec-
tion 2, we present the key philosophical ideas which lead
from Shannon’s classical information theory to Jaynes’
more general probability theory. In Section 3, we provide
two examples of direct application of Jaynes’ maximum
entropy principle to the problems of channel modeling and
signal sensing. Then in Section 4, we discuss the present
advantages and limitations of cognitive radios, and provide
our conclusions in Section 5.
Notation: In the following, boldface lower-case symbols
represent vectors, capital boldface characters denote matri-
ces (IN is the N×N identity matrix). Xi j denotes the (i, j)
entry of X. The Hermitian transpose is denoted (·)H. The
operators trX and |X| represent the trace and determinant,
respectively. The symbol E[·] denotes expectation. The
operator vec(·) turns a matrix X into a vector of the con-
catenated columns of X. Finally, the notation Px(y) denotes
the probability density function of the variable x in position
x = y.
2. From Shannon to Jaynes
We will first present a simple example to show the inherent
limitations of Shannon’s theory of information.
2.1. Channel Capacity Revisited
Let us consider the simplest communication scheme, mod-
eled as
y = x + n , (1)
for some transmit signal x, additive background noise n and
receive signal y. The Shannon capacity C of such a system
reads
C = sup
px
I(x;y) , (2)
with px the probability distribution of the variable x taken
in the set of single-variable probability distributions, and
I denotes the mutual information [1]. The Eq. (2) can only
be computed if the distribution of n is known. In practice,
n is often taken as Gaussian, both for simplicity reasons and
because this is somehow often close to the reality. However,
there is no actual way to predict the distribution of the noise
before transmitting data, and in reality the expression (2)
is impossible to compute. This leads to the conclusion that
all capacity computations are in fact only approximations
of Eq. (2).
Moreover, it is important to observe that what we call noise
is in effect the sum contribution of interfering waves with
different properties. If part of this noise can be analyzed
by the cognitive device3, then the capacity will increase.
All these primary observations lead to realize that the chan-
nel capacity is largely dependent on the prior information
available at the receiver. In particular, two identical re-
ceivers, facing the same channel, may have different actual
capacities depending on the individual channel state infor-
mation.
Assuming the noise is known to be Gaussian with zero
mean, the receiver is left to estimate the noise variance. In
general, only approximative values of the SNR are avail-
able. Therefore, the channel capacity might be better seen
as a rate vector, with entries indexed by every possible
values of the SNR and taking different degrees of prob-
ability. These degrees of probability differ for each re-
ceiver, making the capacity again information-dependent
and user-dependent. As a matter of fact, what one would
call “real capacity”, that would correspond to the capac-
ity if the receiver knows exactly the noise variance, does
not carry in itself any actual significance: as recalled by
Jaynes [11; p. 634], the channel capacity is not an intrinsic
value of the channel but an intrinsic value of the level of
knowledge of the system designer4.
2.2. Limitations of Information Theory
Already in 1963, Leon Brillouin [14] realized the funda-
mental limitation of Shannon’s information theory. In his
own words [14], “The methods of [information] theory can
be successfully applied to all technical problems concern-
ing information: coding, telecommunication, mechanical
computers, etc. In all of these problems we are actually
processing information or transmitting it from one place to
another, and the present theory is extremely useful in setting
up rules and stating exact limits for what can and cannot
be done. But we are in no position to investigate the pro-
cess of thought, and we cannot, for the moment, introduce
into our theory any element involving the human value of
the information. This elimination of the human element is
a very serious limitation, but this is the price we have so
far had to pay for being able to set up this body of scien-
tific knowledge. The restrictions that we have introduced
enable us to give a quantitative definition of information
and to treat information as a physically measurable quan-
tity. This definition cannot distinguish between information
of great importance and a piece of news of no great value
for the person who receives it.”
Within the realm of cognitive devices, this situation in
which information carries relevance, which depends on
whom receives it, typically arises. Let us go back to
3There is no reason why a cognitive device would not be able to infer
on what the noise is made of.
4The system designer can be seen as a virtual entity sharing the knowl-
edge of both transmitter and receiver.
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the channel capacity example above. If the receiver is
provided with some additional information concerning the
transmission medium, like the typical channel delay spread,
the channel Doppler spread, the number of reflections, the
presence of buildings in the neighborhood, how much does
this affect the channel capacity is an open issue, which
cannot be solved within Shannon’s framework. And if the
receiver experiences a poor decoding rate, what kind of in-
formation should it request to the transmitter in order to in-
crease its performance is also an open question, e.g., should
the receiver request more pilot symbols at the risk of a huge
waste in spectral efficiency, should the receiver request
some deterministic information regarding a given param-
eter of the channel? All these problems do not have de-
terministic channel-dependent answers but depend on the
specific knowledge of the transmitter/receiver pair to which
some piece of additional information might or might not be
valuable.
To partially answer those questions, we propose in the fol-
lowing to introduce first the notion of degrees of belief,
which turns every deterministic measurable entity, e.g., the
value of the channel capacity, the value of the SNR or the
value of the channel fading, into a random variable with an
assigned probability distribution: this probability distribu-
tion will translate the confidence of the cognitive devices
regarding the estimation of the measurable entity in ques-
tion. Then, we will introduce the notion of relevance which
enables to estimate the relative importance of information.
Finally, we will discuss our general view of the capabilities
of a cognitive radio.
2.3. The Bayesian Approach
As briefly stated in the previous section, we aim at extend-
ing the classical Shannon’s information theory to enable
cognitive devices with the ability of plausible reasoning.
That is, a cognitive radio should not rely on empirical (often
erroneous) decisions, but rather should be able to express
doubt and to reason honestly when provided with limited
knowledge. A first step in this approach is to turn empirical
decisions into degrees of belief.
2.3.1. Degrees of Belief and the Maximum Entropy
Principle
In the Bayesian philosophy, contrary to the orthodox prob-
ability philosophy, deterministic parameters of a system,
e.g., a weight, a height, the channel delay spread, which
a cognitive entity needs to evaluate, must be character-
ized by the degrees of belief attached to all possible values
for this parameter. Therefore this gives a clear meaning,
for instance, to the probability that the height of the Eif-
fel Tower is 50 m. As a consequence, assuming a cogni-
tive telecommunication device is not aware of the inten-
sity σ2 of the background noise, instead of expressing the
achievable transmission rate as the scalar C = log(1+σ2),
which is therefore irrelevant to the communication de-
vice, it would be more adequate to consider the “vector”
C(x) = log(1 + x), x ≥ 0, attached to a degrees of belief
function, i.e., a probability density function, p(x) for each
potential noise variance x. Two fundamental questions arise
at this point: (i) how to use the vector C(x)?, and (ii) how
to compute p(x)?
Answering (i) is a matter of decision theory, in the sense
that different requirements might come into play to de-
cide on the actual transmission rate to use: if reliability
is needed, one will decide to transmit at a rate log(1 + x)
such that
∫ x
0 p(t)dt is less than a given (small) value, while
if performance with low reliability is sought for, then x
will take a larger value. This part of the cognitive radio
spectrum will not be covered in this contribution.
Question (ii), on the contrary, is the point of interest in the
present paper. Given the total amount of prior information
at the cognitive device, how to assign degrees of belief in
a systematic way? The answer to this question partially
appears in the work of Shannon [1] but is better explained
and developed by Jaynes [15] thanks to the introduction of
the maximum entropy principle (MaxEnt) [16]. The key
idea behind MaxEnt is to find a density function p, which
fulfills the constraints imposed by the prior information I
while introducing no additional (unwanted) information. In
other words, this density function should maximize the ig-
norance about unknown parameters of the cognitive device,
while satisfying the constraints given in I. In Jaynes’ terms,
this density function is maximally non-committal regarding
missing information. This function translating ignorance is
proven by Jaynes and more accurately later by Shore and
Johnson [17] to be the entropy function H:
H(p) =−
∫
log(p(t))p(t)dt . (3)
When the information contained in I is of statistical nature,
such as first or second order statistics, the function p which
maximizes the entropy while satisfying the constraints
in I is unique and can be computed with Lagrangian mul-
tipliers. An example will be given in Subsection 3.1.
2.3.2. Relevance
The problem of relevance of information is a second topic
in the establishment of foundations for cognitive radios.
If cognitive devices were to act like human beings, they
should be able to request additional information when they
do not have enough evidence to take decisions. For in-
stance, to obtain a more accurate estimate of the noise vari-
ance σ2 in order to have more confidence on the achievable
transmission rates, an intelligent device could require the
transmitter to stop transmitting so that it can estimate σ2.
But this would be an expensive waste in spectral efficiency,
so it could alternatively request deterministic information
on a dedicated channel from the transmitter. How accurate
this information must be is then another problem. To be
able to decide on what question to ask to the transmitter,
the cognitive device needs to be able to judge the relevance
of every possible question.
This notion of questions, or inquiries, is a philosophical
topic upon which little literature and very few concrete
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results exist. In 1978, Cox [18], who is also at the origin
of the immense work from Jaynes on Bayesian probability
theory [19], mathematically defined a question as the set
of possible answers to this question. Therefore, a question
will be relevant if its answers carry valuable information.
Assuming the set of questions is seen as an ordered set,
with the largest questions being the most relevant (since
their answers carry potentially more cogent information),
a cognitive device can decide which appropriate request to
formulate to the transmitter. The work on relevance and
questions is however still in its infancy, but we insist that
those are fundamental needs to the cognitive radio field; for
instance, interesting contributions are found in the works of
Knuth et al. [20], who uses lattice theory to create partial
orders of finite sets of questions, which is seen as the dual
(in the lattice theory terminology) of the set of answers to
those questions.
2.3.3. What is a Cognitive Radio?
In our viewpoint, a cognitive radio must ideally be able to
adapt to its environment, by gathering all cogent informa-
tion about the propagation channel, the transmitted signal,
etc., while never producing undesirable empirical informa-
tion. This would therefore relieve the telecommunication
field from all ad hoc methods, based on empirical decisions
concerning unknown parameters. This does not mean that
a cognitive device is not prone to making errors; however,
these potential errors will never originate from erroneous
system assumptions, but rather from lack of information,
which would generate broad maximum entropy distribu-
tions5. If more cogent information is provided to a cog-
nitive device, it will integrate it and increase its decision
capabilities. In a way, the more signals a cognitive com-
munication device is fed with, the more efficient it is; this
would mean, for instance, that cognitive devices age wisely:
the older the cognitive device, the more efficient.
Regarding for instance signal sensing, the first steps of
which will be detailed in Section 3, we expect a cogni-
tive device to process the received signals as follows:
1. Initialization: integrate all cogent information about
the communication channel, the properties of the sup-
posedly received informative signal, etc., and com-
pute the degrees of belief associated to all relevant
variables.
2. Update loop: when the cognitive device is fed with
incoming signals, it shall update its degrees of belief
regarding all the previous variables and provide the
overall probability that the received signal originates
from a coherent data source.
3. Decision: using some criterion from decision theory,
e.g., the evidence for the presence/absence of a co-
5When little is known on a given parameter, the maximum entropy
distribution attached to this parameter will be broad in the sense that no
specific value is preferred to any other, while when more information is
available on this parameter, the maximum entropy distribution will be very
peaky around the exact value of the parameter.
herent data source is more than a given threshold,
the cognitive device declares whether data originat-
ing from a coherent source have been received.
This protocol does not necessarily provide the most efficient
sensing strategy in specific situations (sometimes it might
provide a quick response, sometimes traditional algorithms
might provide faster responses), but it provides the most
honest way to treat the signal sensing problem. It is impor-
tant to note that no signal detection strategy can be proven
superior to any other as long as too much information on
the communication environment is missing. If a given al-
gorithm could be proven better than the Bayesian strategy,
this would mean this algorithm has an information advan-
tage; honesty would then require that the Bayesian strat-
egy be aware of this additional piece of information. The
significant advantage of the Bayesian philosophy and the
maximum entropy principle over classical methods is that
they do not to take any empirical guess to solve a problem.
Therefore, instead of being either luckily very good, or un-
luckily very bad depending on the accuracy of this “guess”,
they perform as best as their prior information allows them
to.
Also, a cognitive device ought to be capable of request-
ing information when it faces a situation where it crucially
lacks cogent information; for instance, a cognitive mobile
phone in a low network coverage situation, should be able
to request information (or even help) to the neighboring cell
phones which enjoy better coverage. The interest of this re-
quest would be measured by its relevance. Adding the pos-
sibilities of formulating inquiries might eventually lead to
enabling cognitive devices with the ability of discussing, in-
stead of just transmitting and receiving. Bidirectional com-
munications used to be a point of deep interest when it was
realized that Shannon’s theory of communication is in fact
precisely a theory of transmission, in which past transmit-
ted information is assumed uncorrelated with subsequent
transmitted information. In 1973, Marko proposed a gen-
eralization of Shannon’s information theory framework to
encompass bidirectional communications [21], in the ob-
jective to accurately model the social interactions among
animals and especially human beings. The lead was then
followed by Massey [22] who extends information theory
to include feedback in the expression of Shannon’s mutual
information.
3. Examples of Application
The most elementary requirement of a cognitive radio lies
in its sensing capabilities. When a waveform is received
at the cognitive device, it must be capable of deciding
whether this waveform originates from a coherent source of
information or if this waveform is pure background noise.
When little is known by the receiver concerning the sur-
rounding environment, this problem is very intricate and
has led to lots of different ad hoc techniques. Our purpose
in the following is to provide a unique way of deciding on
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the presence of a coherent data source given a specific
amount of prior information at the receiver. First, we will
discuss channel modeling, which is a necessary step to
properly handle the Bayesian signal detection method.
3.1. MaxEnt Channel Modeling
3.1.1. Introduction
Channel modeling is an entire field of research in telecom-
munications, which produces every year lots of new contri-
butions. However, this huge amount of previous work on
channel models leads to the following paradoxical conclu-
sion: for a given total information gathered by a cognitive
device, there exist many different channel models proposed
in the literature. In such a situation, which of those channel
models is the cognitive device supposed to trust? In real-
ity, the fundamental difference between all those models
lies in the additional hypothesis each of them, explicitly or
implicitly, carries; some models might implicitly suggest
that channels usually have a short delay spread for a given
communication technology, or might suggest that it is very
likely to have a strong line of sight component, etc.
However, if the receiver is not aware of that implicit in-
formation, this very information should honestly not be
taken into account. What we will provide in the follow-
ing is a systematic way to model channels, given some
cogent information I, which fulfill the constraints imposed
by I while being non-committal regarding unknown pa-
rameters. In brief, we will provide the most elementary
models compliant with I, without introducing unwanted
hypothesis.
3.1.2. Gaussian i.i.d. Channels
Surprisingly enough, we will realize that most of the clas-
sical channels in the basic literature fall into the maximum
entropy channel modeling methodology. This is the case
of Gaussian i.i.d. Indeed, let us assume that the informa-
tion I known to the cognitive device gathers the following:
– the transmitter is equipped with nT transmit antennas,
– the receiver is equipped with nR receive antennas,
– the channel carries an energy E .
The transmission model is
y =
√
ρ
nT
Hx + n , (4)
where x ∈ CnT is the transmitted symbol vector, n ∈ CnR
the thermal or interfering noise, ρ the signal to noise ratio
and H ∈ CnT×nR the channel we want to model.
In mathematical terms, based on the fact that
∫
dH
nR∑
i=1
nT∑
j=1
|hi j|2PH(H) = nTnRE (finite energy), (5)
∫
dPH(H) = 1 (PH(H) is a probability distribution), (6)
what distribution PH6 should the modeler assign to the
channel? The modeler would like to derive the most gen-
eral model complying with those constraints, in other words
the one which maximizes our uncertainty while being con-
sistent with the energy constraint. This statement is math-
ematically expressed by the maximization of the follow-
ing expression involving Lagrange multipliers with respect
to PH:
L(PH) =−
∫
dHPH(H)logPH(H)
+ γ
nR∑
i=1
nT∑
j=1
[E −
∫
dH|hi j|2PH(H)]
+ β
[
1−
∫
dHPH(H)
]
. (7)
If we derive L(PH) with respect to PH, we get
dL(PH)
dPH
=−1− logPH(H)− γ
nr∑
i=1
nt∑
j=1
|hi j|2 −β = 0 , (8)
which yields
PH(H) = e−(β+γ ∑
nR
i=1 ∑
nT
j=1|hi j |
2
= e−(β )
nR∏
i=1
nT∏
j=1
exp−(γ | hi j |2)
=
nR∏
i=1
nT∏
j=1
Phi j(hi j)
with
Phi j(x) = e
−(γ|x|2+ β+1n
R
n
T
)
. (9)
One of the most important conclusions of the maximum
entropy principle is that, while we have only assumed the
knowledge about the variance, this assumption naturally
implies independent entries since the joint probability dis-
tribution PH simplifies into products of Phi j . Therefore,
based on the previous state of knowledge, the only solution
to the maximization of the entropy is the Gaussian i.i.d.
channel. This does not mean that we have supposed in-
dependence of the channel fades in the model, nor does it
mean that real channels ought to be i.i.d. if those are known
to be of energy E . However, in the generalized L(PP) ex-
pression, there exists no constraint on the dependence of
the channel entries and this leads to natural independence
as an honest guess on the behavior of the channel entries.
Another surprising result is that the distribution achieved
is Gaussian. Once again, Gaussianity is not an assumption
but a consequence of the fact that the channel has finite
energy.
6It is important to note that we are concerned with PH|I , where I rep-
resents the general background knowledge (here the variance) used to
formulate the problem. However, for the sake of readability, PH|I will be
denoted PH.
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3.1.3. Other Channel Models
In [23], a more complete survey on MaxEnt channel models
is proposed. We will gather in the following the main
results.
If the information I at the receiver is the same as previ-
ously but the receiver is not aware of the exact value of
the channel energy E but knows that it is contained in the
interval [0,Emax], then
PH(H) =
∫
PH,E(H,E)dE (10)
=
∫
PH|E(H)PE(E)dE . (11)
If PE is assigned a uniform prior on the set [0,Emax], then
we obtain7:
PH(H)=
1
EmaxpinRnT
∞∫
1
Emax
unRnT−2e−∑
nR
i=1 ∑
nT
j=1 |hi j |
2udu . (12)
Note that the distribution is invariant to unitary transfor-
mations, is not Gaussian and moreover the entries are not
independent when the modeler has no knowledge on the
amount of energy carried by the channel. This point is
critical and shows the effect of the lack of information on
the exact energy.
If the channel covariance matrix Q = E(vec(H)vec(H)H)
is known to the receiver, and therefore is part of the
side information I, then, denoting Q = VΛVH the spec-
tral decomposition of Q, with V = [v1, ...,vnRnT] and Λ =
diag(λ1, ...,λnRnT):
PH(H) =
1
∏nRnTi=1 piλi
exp
{
nRnT∑
i=1
| vHi vec(H) |2
λi
}
. (13)
3.2. Signal Detection
Now that channel modeling has been investigated, the mul-
tiple antenna signal sensing problem can be completely
handled.
3.2.1. Channel State Information
In this problem, the cogent information at the receiver is
divided into known parameters:
• S-i) the receiver has nR antennas;
• S-ii) the receiver samples as many as L times the
input from the RF interface;
• S-iii) the signal sent by the transmitter has a con-
stant unit mean power; it is quite important to note
7The assignment of uniform priors on variables defined on a continuous
space is a very controversial point of the maximum entropy theory, which
is longly discussed in [11]. Another classically used prior, which solves
the problem of invariance to variable change is the so-called Jeffreys’
uninformative prior [24].
that this hypothesis is very weak and should be made
more accurate for communications schemes that are
known only to use either QPSK (quadrature phase
shift keying), 16-QAM (quadrature amplitude modu-
lation), 64-QAM modulations for instance;
• S-iv) the MIMO channel has a constant mean power.
We similarly define additional information the receiver may
be aware of
• V-i) the transmitter possesses (and uses) nT antennas;
• V-ii) the noise variance σ2 is known.
3.2.2. Signal Model
Given a certain amount of sampled signals, the objective
of the signal detection methods is to be able to optimally
infer on the following hypothesis:
• H0: only background noise is received;
• H1: informative data added to background noise is
received.
Given hypothesis S-iii), the only information on the trans-
mitted signal (under H1) is its unit variance. The maxi-
mum entropy principle claims that, under this limited state
of knowledge, the transmitted data must be modeled as i.i.d.
Gaussian [11]. The data vector, at time l ∈ {1, . . . , L},
is denoted s(l) = (s
(l)
1 , . . . , s
(l)
nT)
T
∈ CnT . The data vectors
are stacked into the receive matrix S = [s(1), . . . ,s(L)].
If the noise level σ2 is known, then either under H0 or H1,
the background noise must be represented, due to the same
maximum entropy argument as before, by a complex stan-
dard Gaussian matrix Θ ∈ CnR×L (i.e., a matrix with i.i.d.
standard complex Gaussian entries θi j) [25]. Under H1,
the channel matrix is denoted H ∈ CnR×nT with entry hi j
being the link between the jth transmitting antenna and
the ith receiving antenna. The model for H follows the
MaxEnt channel modeling rules. In the present situation,
only the constant mean power (or equivalently, the energy)
of the channel is known. Therefore H will be modeled
as i.i.d. Gaussian, following the reasoning in the previous
section. The received data at sampling time l are given by
the nT× 1 vector y(l) that we stack, over the L sampling
periods, into the matrix Y = [y(1), . . . ,y(L)] ∈ CnR×L.
This leads for H0 to the model:
Y = σΘ . (14)
And for H1 to
Y = [H , σIN ]
[
S
Θ
]
. (15)
We also denote by Σ the covariance matrix
Σ = E[YYH] (16)
= L
(
HHH + σ2InR
)
(17)
= U(LΛ)UH, (18)
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where Λ = diag
(
ν1 + σ2, . . . ,νnR + σ
2), with {νi, i ∈
{1, . . . ,nR}
}
the eigenvalues of HHH and U a certain uni-
tary matrix.
Our intention is to make a decision on whether, given the
received data matrix Y, the probability for H1 is greater
than the probability for H0. This problem is usually re-
ferred to as hypothesis testing [11]. The decision criterion
is based on the ratio
C(Y) =
PH1|Y(Y)
PH0|Y(Y)
, (19)
which we need to decide is whether lesser or greater
than 1.
3.2.3. Results and Experiments
At this point in the derivation, computing C resorts to mere
mathematical integration. The details of the calculus are
given in [26]. We only provide here the results. First,
assume σ2 and nT are known, then, denoting x1, . . . ,xnR
the eigenvalues of YYH:
PY|H0(Y) =
1
(piσ2)nRL
e
−
1
σ2
trYYH
(20)
=
1
(piσ2)nRL
e
−
1
σ2 ∑
nR
i=1 xi (21)
and
PY|H1(Y)
=
∫
Σ
PY|ΣH1(Y,Σ)PΣ(Σ)dΣ (22)
=
∫
U(nR)×(R
+
)
nR
PY|Σ,H1(Y,UΛU
H
)PΛ(Λ)dUdΛ , (23)
which, after complete derivation, using in particular the
Harish-Chandra identity [27], gives
PY|H1(Y) = α ∑
a⊂[1,nR]
e
∑nTi=1 xai
σ2
∏
ai
∏
j 6=a1
...j 6=ai
(xai − x j)
× ∑
b∈P(nT)
(−1)sgn(b)+1
nT∏
l=1
JnR−L−2+bl (nTσ
2,nTxai) (24)
with P(k) the ensemble of permutations of k, sgn(b) the
sign of the permutation b:
Jk(x,y) =
+∞∫
x
tke−t−
y
t dt (25)
and
α =
(nR−nT)!nT(2L−nT+1)nT/2e
nT
2σ 2−
∑nRi=1 xi
σ2
nR!pinRLσ2(nR−nT)(L−nT) ∏nT−1j=1 j!
. (26)
Fig. 1. Detection amplitude comparison in MIMO; M = 1, N = 8,
L = 20, SNR =−10 dB.
Fig. 2. Detection amplitude comparison in MIMO; M = 2, N = 8,
L = 10, SNR =−10 dB.
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These expressions are rather complex but show that the
Bayesian signal detection, within the state of knowledge I,
only depends on the eigenvalues x1, . . . ,xnR of the Gram
matrix YYH of the received data Y.
A comparison with the classical power detector,
e.g., [28]–[30], which consists in summing all individ-
ual powers received on the antenna array is provided in
Fig. 1. In the latter, nT = 1 and the comparison is made
between the difference “correct detection rate minus false
alarm rate” computed from Monte Carlo simulations for
both Bayesian and classical signal detectors.
We observe a slight gain in performance due to the novel
Bayesian detector. Especially, for a low false alarm rate
(which is often demanded in practice), we observe a large
gain in correct detection rate provided by the Bayesian de-
tector. This statement is however only valid for nT = 1.
When nT is larger, then the channel hardening effect re-
duces the gain of the Bayesian detector. This is shown in
Fig. 2 in which nT = 2.
Now, if the noise power σ2 is not perfectly known (this is
classically the situation since knowledge of the noise power
implies prior identification of the background noise), the
probability distribution must be updated by marginalizing
over σ2, from the lower bound σ2
−
to the upper bound σ2
+
on σ2. Therefore:
PY|I =
1
σ2
+
−σ2
−
∫ σ 2
+
σ 2
−
PY|σ 2,I(Y,σ
2
)dσ2, (27)
which is too involved to compute, but can be numerically
estimated. An example is provided in Fig. 3 in which
Fig. 3. False alarm (FA) and correct detection (CD) rates for
exact, short discrete range ({0,2.5,5}) and large discrete range
({−5,−2.5,0,2.5,5}) SNR; M = 1, N = 8, L = 10, SNR = 2.5 dB.
the intervals [σ2
−
,σ2
+
] are taken increasingly large. In the
latter, correct detection rate against false alarm rate is de-
picted for different values of σ2
−
and σ2
+
. It is observed
that the range of ensured correct detection gets increasingly
narrower when [σ2
−
,σ2
+
] is large. Note that this situation
cannot be compared against classical power detection
methods which do not provide solutions when σ2 is not
perfectly known.
4. Discussion
In addition to these first two studies on maximum entropy
considerations for cognitive radios, the authors proposed
more practical studies on maximum entropy orthogonal
frequency division multiplexing (OFDM) channel estima-
tion [31], maximum entropy carrier frequency offset esti-
mation [32; Chapter 13], minimal update channel estima-
tion [33], etc. From all those studies, we draw the following
conclusions.
• Quite often, classical techniques, in particular in
the channel estimation field, are rediscovered us-
ing MaxEnt. However, it is important to note that,
even if the final formulas are the same in the classi-
cal and Bayesian MaxEnt approach, the philosophi-
cal conclusions are very different. Usually classical
methods derive from empirical parameter settings,
which could have been chosen differently, while
Bayesian approaches give unique deterministic so-
lutions, which stem from honesty in the treatment of
prior information.
• The MaxEnt principle allows one to marginalize over
all parameters when those are not perfectly known.
As a consequence, while classical solutions are found
anew, those methods can usually be extended to cope
with the lack of information on some key variables.
For instance, in the signal sensing proposed in Sec-
tion 3 and completed in [26], the situations where
noise variance and number of transmit antennas are
not perfectly known can be easily handled, whereas
classical methods stumble on these problems and
solve them by empirical (possibly largely erroneous)
parametrizations.
On the other hand, MaxEnt calculus and final solutions can
turn very rapidly extremely mathematically involved, as ex-
emplified by the final signal sensing formula in Section 3.
This is a major problem, and the subject of most criticism
towards Bayesian approaches. A missing part in these Max-
Ent approach would be a systematic method which, from
the general (very involved) solution, would provide approxi-
mate solutions. Quite remarkably, Caticha provides a vision
of the maximum entropy principle, or more precisely the
minimum cross entropy principle, which might help decide
on the optimal approximation taken from a set of possible
approximations [34]. These considerations might lead to
such systematic approximation methods.
Another point of concern in the MaxEnt framework lies in
the many integrals that may need to be computed when lit-
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tle is known on the surrounding environment. With the in-
creasing capabilities of modern computers, numerical ap-
proximations might help to compute those integrals, but
these approximations would only be valid if not so many
integrals are considered; two reasons explain this fact: first,
the complexity increase due to additional integrals is expo-
nential in the number of integrals and second, small errors
in inner integrals tend to lead to large errors when inte-
grated many times (this is often referred to as the curse of
dimensionality).
As a consequence, while the first MaxEnt results provided
by the authors show significant performance increase, many
problems remain to be solved for cognitive radios to be
fully intelligent, both on fundamental philosophical con-
siderations (many questions raised in the introduction of
the present paper are left unanswered) and on practical ap-
plications.
5. Conclusion
In this paper, we introduced the fundamentals of cognitive
radios under a physical layer viewpoint. These fundamen-
tals are based on the extension of Shannon’s information
theory to the Bayesian probability theory and the maximum
entropy principle, which enables the cognitive devices with
plausible (human-like) reasoning. Through the first-step
studies of maximum entropy channel modeling and signal
sensing, we paved the path to the establishment of strong
theoretical grounds to the realm of cognitive radios.
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Paper A Microscopic Approach
for THz Intersubband Challenges
Mauro F. Pereira
Abstract—The main candidate to be a practical and low cost
high power THz source is the intersubband-based quantum
cascade laser, which can have a tremendous impact in many
practical applications, including last mile and indoor telecom-
munication systems. In this review we discuss current chal-
lenges for THz intersubband device development from a mi-
croscopic point of view. Next summarize the search for new
mechanisms and structure designs that can lead to intersub-
band gain without population inversion. This is a very im-
portant topic of current research, since is both an extremely
elegant phenomenon from the basic physics of view and crucial
for effective lasing in the THz range. The reason is that scat-
tering phenomena can lead to level broadenings of the same
order of magnitude of the lasing transitions, making popula-
tion inversion by carrier injection in upper lasing subbands
extremely difficult. Previous work in the literature is com-
pared and contrasted with a new scheme that may lead to
high temperature lasing by engineering the nonequilibrium
population inversion with a combination of band structure
and many body effects mediated by a k-space filter.
Keywords—band structure engineering, coupled valence bands,
intersubband laser, intersubband transitions, lasing without in-
version, terahertz radiation.
1. Introduction
Intersubband optics and the terahertz (THz) range of the
electromagnetic spectrum are the current frontiers in semi-
conductor science from both fundamental and applications
points of view. To date the exploitation of THz waves
has been largely underdeveloped due to the lack of a com-
pact coherent source; providing high output power prefer-
ably with continuous wave (cw) operation. This is despite
the huge potential THz technology has in a varied list of
applications; detecting tumours and skin cancers, pharma-
ceutical applications, detecting and discriminating different
explosive threat materials, environmental sensing and gas
monitoring, industrial process control, as well as applica-
tions in astronomy, semiconductor imaging, security and
medical imaging and telecommunication applications.
Due to the increasing demand for bandwidth it is expected
that THz communication systems will be developed in a few
years time. American and Japanese companies have already
taken the first steps in this direction. Short-range indoor
communication systems which work at carrier frequencies
of a few hundred gigahertz will represent the wireless local
area network (LAN) systems of the future. Such systems
could also solve the current “last mile telecommunication”
problem.
As a matter of fact, the demand for bandwidth in wire-
less short-range communication systems has doubled every
18 months over the last 25 years and there is no reason to
expect that this trend would come to an end [1].
There are several different meanings for bandwidth and
here it means the rate at which information can be trans-
mitted over a given medium (telephone cables, cable TV,
microwave relays, fiber optics, satellite links, etc.) In gen-
eral the permissible bandwidth is about 0.1% to 1% of the
carrier frequency. This means that the available bandwidth
grows with the carrier frequency. In other words, the higher
the frequency, the greater the volume of information that
can be transmitted.
The current short-range communications systems Bluetooth
and wireless LANs will not be able to deliver the bandwidth
needed in 10 years because they operate with carrier fre-
quencies of only a few gigahertz and the same happens for
the currently emerging ultra wide band technology. Those
systems are limited to rates below 1 Gbit/s. Future systems
delivering data rates above 10 Gbit/s will have to work at
several ten or preferably a few hundred GHz and this will
require higher carrier frequencies. The use of bandwidth
is regulated in the USA up to frequencies of 300 GHz
with a window from 275 to 300 GHz which is reserved
for communications [2]. In Europe the allocation is the
same but ends at 275 GHz. In other words, there is free
communication bandwidth available above 275 GHz. Sys-
tems operating at those frequencies are already in the THz
range. Thus, compact and inexpensive devices emitting in
this range are required. The quantum cascade laser (QCL)
is a potential candidate.
The first mid infra red (MIR) QCL was demonstrated in
1994 by Faist et al. at Bell Labs [3] and the extension of the
QCL design to emission frequencies below the Restrahlen
band was achieved in 2002 when Ko¨hler et al. [4] demon-
strated the first THz QCL, at 4.4 THz. Since then they have
achieved a maximum operating temperature of 186 K [5].
Even though intersubband emitters are the best candidate as
compact high power sources for THz radiation, a current re-
view of the field seems to indicate that conventional designs
for QCLs emitting at a given energy h¯ω appear to have an
maximum operating temperature Tmax ≈ h¯ω/kB [6]. Thus
attainment of room temperature operation seems unlikely
without external cooling. Dramatic progress can only be
achieved with deep understanding and unconventional ma-
nipulation of microscopic mechanisms.
Figure 1 illustrates some of the microscopic difficulties that
prevent current THz QCLs to operate at room temperature
at high output power. The most critical issue currently
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limiting THz QCLs as widely exploitable imaging sources
is achieving population inversion at high temperatures de-
picted in Fig. 1(a)–(d).
Fig. 1. Cartoon of the most critical issue currently limiting
THz QCLs as widely exploitable imaging sources is achieving
population inversion at high temperatures.
In Fig. 1(a), in contrast to the mid-IR case (left diagram),
for THz transitions (right diagram) the energy difference
between the lasing levels is not much larger than the level
broadening. The electrons can tunnel from the injector to
the upper or lower levels reducing population inversion.
In Fig. 1(b), in the right-hand diagram the temperature
is high. The upper subband is occupied up to electronic
states with sufficient energy to emit longitudinal-optic (LO)
phonons, and thus decay nonradiatively to the lower las-
ing level, reducing the population inversion. In Fig. 1(c),
thermal backfilling of the lower radiative state by carri-
ers from the injector states reduces population inversion at
high temperatures. In Fig. 1(d), at high temperatures be-
yond the peak bias level when the maximum achievable
current Jmax is reached, the injector and upper levels get
misaligned and the device ceases to operate.
2. Lasing Without Population Inversion
Lasing without inversion (LWI) is a new solution for pro-
ducing laser light and it has been achieved in gas and
semiconductor lasers, opening new possibilities for cleverly
sidestepping traditional difficulties of producing radiation in
both extremes of the spectrum: ultraviolet and x-ray las-
ing on the high energy side and far infrared (TERA-MIR)
in the low energy range. In a gas of atoms, laser light
buildup begins when a single photon, emitted by an atom in
a high-energy (excited) state, stimulates other excited atoms
to emit photons with identical attributes. Ordinary lasers
normally require the energy-intensive process of “popula-
tion inversion”, in which a majority of the atoms must be
excited into a high-energy state. Promoting atoms into ex-
cited states prepares them for participating in the laser pro-
cess, but it also serves to prevent them from soaking up the
light and thereby sabotaging the laser process.
However, maintaining a population inversion in ultraviolet
and x-ray lasers is extremely difficult because the high-
lying excited states necessary to produce such light are so
short-lived. To the best of the author’s knowledge, the
first demonstration of lasing without inversion appeared in
atomic optics and was based on quantum interference in
Rb atoms [7]. Previous experiments had produced nanosec-
ond bursts of light without population inversion, but the
paper [7] was the first to report a sustained laser beam
through LWI. In these experiments, an external laser beam
essentially creates two pathways for the atoms to get from
the ground state (|a〉) to the excited state (|b〉). In the ru-
bidium experiment, for example, the probability of getting
atoms from (|a〉) to (|b〉) becomes the overlap of the like-
lihood of getting from state (|a〉) to state (|b〉) directly and
going from state a to an even higher excited state (|c〉) then
decaying to state (|b〉). Under the proper conditions, the
overlapping likelihoods can interfere so as to cancel each
other out, preventing absorption. In other words, effective
LWI in atomic systems has been based on quantum interfer-
ence. Future goals are to achieve LWI in inexpensive diode
lasers (like those in CD players) and to produce x-ray and
UV light through LWI. Here we analyse a very different
scenario in intersubband emitters [8]–[10]. This may turn
out crucial in the search for room temperature THz QCLs.
The main reason for this is that dephasing and scattering
phenomena can lead to level broadenings of the same order
of magnitude of the lasing transitions, making population
inversion by carrier injection in upper lasing subbands ex-
tremely difficult, as depicted in the cartoons of Fig. 1.
The first experimental realization of intersubband lasers
without inversion exploited the nonparabolicity of the con-
duction subbands and local population inversion near k= 0
even though the lowest subband may have larger global oc-
cupation [10].
Later on, valence-band-based designs have been proposed
[11]–[13]. Intervalence band emitters based on Si-Ge struc-
tures have been investigated. However, lasing on quan-
tum cascade structures has never been demonstrated. Only
electroluminescence has been measured so far [14]–[16].
A complete set parameters required for predictive calcu-
lations of optical properties of Si-Ge devices is still not
known, although progress in this direction has been re-
cently achieved [17]. On the other hand, the material pa-
rameters for the III-V system investigated here are very well
known. This review complements the results given recently
in [18], [19] comparing and contrasting the results for two
different well widths.
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The following features are unique of the approach intro-
duced in [18] and were not found in previous studies in the
literature:
• The strongly k-dependent transverse-electric (TE)
transition is used to create a k-space filtering effect
that enhances the gain due to local population inver-
sion that arises due to the strongly nonparabolicity of
the valence bands.
• The nonequilibrium Keldysh Green’s function
method is used allowing the consideration of dephas-
ing effects.
• Detrimental cross-absorption due to multiple transi-
tions is taken into account.
Another useful feature of the approach is that simple sur-
face emitting designs can be constructed due to the TE
polarization of the emitted field.
3. Numerical Results and Discussion
Necessary conditions to obtain lasing without inversion ex-
ploiting nonparabolicity are that the upper conduction sub-
band should either have smaller effective mass or cooler
electrons. For unstrained GaAs-AlGaAs wells, even though
the conduction bands can be characterized by effective
masses (parabolic) “nonparabolicity” appears with differ-
ent effective masses per subband. And usually the lowest
band has a lighter effective mass. The valence bands in
contrast have typically lower averaged effective masses in
the upper lasing subband which is an advantage. However,
as the nonparabolicity can be in some cases so strong that
an effective mass does not make sense and the full disper-
sions must be used, which can complicate the numerical
calculations enormously, specially if many particle and de-
phasing effects are taken into account [18], [19].
The model system investigated in this paper is globally out
of equilibrium but the holes are assumed to be thermalized
within each subband with occupation functions character-
ized by different temperatures. The temperatures of the
electrons (or holes) in different subbands can be different.
This fact has as determined experimentally for conduction
band designs by means of microprobe photoluminescence
experiments [20]. It is a design challenge to cool the upper
subband electrons for more efficient lasing. Furthermore
the number of carriers in each subband in an intersubband
system depends on the injection scheme and can be cho-
sen independently of the temperature in simulations, see,
e.g., [18].
The results shown next are all for non-global inversion con-
ditions and GaAs/Al0.3Ga0.7As quantum wells. Only the
top two valence subbands 1 and 2 are occupied and in all
cases the lowest hole band has equal or more total carrier
density than the upper (lasing) hole subband, i.e., n2 ≤ n1.
Detrimental cross absorption due to higher (empty) hole
subbands is taken into account. Before proceeding fur-
ther the following point should be highlighted: very good
agreement with experiments has been obtained by consider-
ing electron-phonon and electron-impurity scattering as the
main origin of dephasing in mid infrared systems [21]–[23].
Interface roughness scattering also plays a role even in THz
systems, however, this effect depends on sample quality
[24], [25] and the inclusion of sample quality considera-
tions would be beyond the scope of this paper.
The nature of the main non-radiative channel between sub-
bands, which is crucial to the device performance, remains
a matter of controversy for THz systems. The typical en-
ergy spacing for one active region period is lower than
the optical phonon energy (36 meV in GaAs). Thus, op-
tical phonon emission may not always be the dominant
non-radiative mechanism unless the electrons are very hot.
Moreover, many-body effects (electron-electron scattering
resonances) have been observed in recent experiments for
THz QCLs operating in the quantum Hall regime [26].
Thus in the theoretical limit analyzed in this paper, the de-
phasing is due only to electron-electron mechanisms [27].
Consideration of other scattering channels will be the sub-
ject of future research.
The optical properties in which we are interested are calcu-
lated in our approach through the optical susceptibility, χ ,
which can be directly obtained from the Green’s function G.
The absorption α(ω) and gain spectra g(ω) =−α(ω) are
calculated from the imaginary part of the optical suscepti-
bility χ(ω) (see, [18]):
α(ω) =
4piω
cnb
ℑ
{
χ(ω)
}
, (1)
χ(ω) = 2 ∑
µ 6=ν,~k
℘µν(k)χν,µ(k,ω).
Here nb denotes the background refractive index, c is the
speed of light, ℘νµ(k) = edνµ(k) is the transition dipole
moment between the subbands ν and µ , which are labelled
µ = 1,2, . . . from the top valence band. Thus in the dis-
cussion that follows, if holes are injected in the subband 2
and make a transition to subband 1 creating a photon, this
actually means that an electron made a transition from va-
lence subband 1 to subband 2 and will be called a (2,1)
transition.
The nonequilibrium steady-state susceptibility function
χν µ(k,ω) is evaluated through the carriers Keldysh Green’s
function G, whose time evolution is described by a Dyson
equation. The resulting integro-differential equation for
χν µ(k,ω) is solved numerically in this paper including
many body effects at the Hartree-Fock level, complex non-
parabolic band structure, correlation and dephasing mech-
anisms.
The numerical scheme used here can be summarized as
follows: the first step is the solution of the 8× 8 k · p
Hamiltonian [27]. The Green’s functions and self-energies
are expanded using eigenstates and eigenvalues of this
Hamiltonian. Next, by assuming thermalized holes, the full
nonequilibrium Green’s function (NEGF) scheme is simpli-
fied and reduces to the self-consistent evaluation of chem-
ical potentials and self-energy matrix elements which lead
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Fig. 2. Comparison of occupation functions and transition dipole moments (symbols) in (a), (c) against gain spectra in (b), (d).
The two quantum wells considered have widths of 5 nm (a), (b) and 10 nm (c), (d). The wavenumber is presented in units of 1/a0,
where a0 is the 2D Bohr radius.
to subband energy renormalizations, dephasing constants
and occupation functions. Only carrier-carrier scattering
is considered here and details of the corresponding self-
energy are given in [27].
Finally, absorption and gain are given by the solution of
the integro-differential equation obtained from the carriers
Green’s function by numerical matrix inversion. The sus-
ceptibility function can be written as
χνµ(k,ω) = ∑
k′ 6=k
(
Mνµkk′
)
−1℘νµ(k′)δnνµk′ , (2)
where
(
Mνµk′k
)
−1
is the inverse of
Mνµkk′ =
(
h¯ω − eνµ(k)+ iΓνµ
)
δk,k′
+
(
1− δk,k′
)
δnνµk ˜V νµk−k′ . (3)
Here δnνµk = nν(k)− nµ(k) denotes the nonequilibrium
population difference between subbands ν and µ . Further
details of the renormalized energies eνµ , electron-electron
scattering broadening Γνµ and the Coulomb matrix ele-
ments ˜V νµk−k′ are given in [21], [27]. The role of the dipole
function℘νµ(k′) as a k-space filter is then clear in Eq. (2).
The overlap of a strongly peaked dipole function exactly
where local population inversion δnνµk′ takes place en-
hances the gain without inversion effect as illustrated by
Fig. 2. More details of the numerical method are given
in [18].
Figure 2 compares and contrasts the occupation functions
and gain spectra for two different quantum wells. An impor-
tant remark should be made before analyzing the numerical
results. The gain spectra are inversely proportional to the
period length. The period used here is the quantum well
width, Lc = 5 nm or 10 nm consistently with the model.
In actual QCLs, the period is extended to include barriers,
injector, and collectors, and it can easily be at least 5 as
large. Since the number of photons emitted per period re-
mains constant this means that the gain spectra calculated
here are very high in comparison to what should be ex-
pected in actual QCL structures. Note, however, that the
qualitative analysis that follows is fully consistent with the
single quantum well model.
The occupation functions are given on the left and corre-
sponding gain spectra on the right panels for 5 nm (top) and
10 nm (bottom) GaAs-Al0.3Ga0.7As quantum wells. Only
the two top subbands are occupied and in both subbands
the electrons are thermalized at T = 300 K. In both pan-
els in the left the triangle symbols are the corresponding
transition dipole moments for the (1,2) transition respon-
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sible for the gain. The dipoles have been scaled in the
y-axis to fit in the plot. The solid curve is the occupa-
tion of the upper subband, fixed in all gain calculations
at n2 = 4 · 1011 carriers/cm2. From bottom to top, the
dashed, dot-dashed and dotted curves are for increasing
lower hole subband total occupation density n1 = 4, 4.5
and 5 ·1011 carriers/cm2.
The corresponding gain curves are easily identified on the
right and correspond to the densities in the second subband.
In other words, from top to bottom, the dashed, dot-dashed
and dotted curves are for increasing lower hole subband to-
tal occupation density n1 = 4, 4.5 and 5 ·1011 carriers/cm2.
The gain decreases as the lower occupation increases. The
transition dipole moment, which has a strong filtering effect
in k-space is scaled to fit in the plots. Following intuition,
the gain decreases as the global occupation of the lower
band increases. The 5 nm quantum well leads to better
local inversion assuming that the same 2D density can be
achieved in both samples and leads to more robust gain
against increases in the lower subband carrier density.
However, in an actual structure it may be more difficult to
inject the same global density of electrons for 5 nm then
for 10 nm. More realistic calculations will be performed
with a new generation of our NEGFs simulator, which will
be capable of describing valence band cascaded structures
and will be the subject of future publications.
In summary, this manuscript reviewed a possible solution
for intersubband emitters that can lead to revolutionary de-
vices for the completely open field of THz telecommuni-
cations and many other applications.
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Abstract—The ﬁrst experience of quality by multimedia ap-
plications’ users takes place during the setup phase of a new
connection. If the setup phase is not accepted or “slowly ac-
cepted”, the conﬁdence of the user decreases. The user be-
comes more sensitive when he/she pays the connections with
assured quality of service (QoS). In this case, the process of
call request should be also accomplished with QoS guarantees.
This paper presents the signaling sub-system implemented
within the EuQoS system. The EuQoS signaling process fol-
lows main assumptions of next generation networks (NGN) ar-
chitecture and performs tasks related with codec agreement
between multimedia end users, admission control and resource
reservation functions. In this paper, we present analytical,
simulation and experimental results showing the impact of
signaling system performance on quality of experience (QoE)
for the potential users of multi-layer EuQoS system. In par-
ticular, the presented approach aims at ensuring user QoE of
the connection setup phase by ensuring QoS for transferring
signaling messages by the network.
Keywords—call setup delay, class of service, heterogeneous net-
works, next generation networks, quality of experience, quality
of service, signaling system.
1. Introduction
This paper deals with an impact of the signaling sys-
tem on user’s quality of experience (QoE) in next gen-
eration networks (NGN). In particular we focus on sig-
naling system and its procedures implemented within the
EuQoS1 project [1]. The aim of the EuQoS system [2], [3]
is to guarantee end-to-end quality of service (QoS) in
heterogeneous multi-domain networks. For this purpose
the EuQoS system combines a complete architecture and
a full framework [3] to provide absolute end-to-end QoS
guarantees for a number of end-to-end classes of service
(E2E CoS) [4], [5]. The architecture considers hetero-
geneous network scenario, addressing the multi-core IP
network, as well as, the current access network technolo-
gies, such as WiFi (wireless ﬁdelity), xDSL (digital sub-
scriber line), LAN/Ethernet (local area network/Ethernet)
and UMTS (universal mobile communication systems).
Moreover, the generic architecture is open to add new net-
work technologies. The applications, for which ﬁnally QoS
1EuQoS – IST 6 FR EU project “End-to-end Quality of Service Support
over Heterogeneous Networks”.
is provided are, among others, voice over IP, video on de-
mand, data transfer, and interactive game. All of them
require call setup phase before data transfer.
The call setup phase is accomplished by the EuQoS signal-
ing system, which has been designed in compliance with
the ITU-T recommendations about signaling requirements
for IP QoS networks [6] and requirements for resource and
admission control functions, as deﬁned in scope of NGN
activities [7]. The signaling system follows a “push mode”
approach of NGN architecture [8], i.e., the system requires
that in order to start the setup procedure [9], the applica-
tions must send resource reservation requests in an explicit
way to the control plane architecture.
The setup procedure starts at sending the calling user’s re-
quest to the system and ﬁnishes when receiving the cor-
responding response indicating that the new call can be
admitted and the called user is ready to initiate the connec-
tion. The time between these two events is well known as
call setup delay [10]. In [11], ITU-T imposes limitations
on expected values of setup delay. Among other require-
ments, it states that for international connections and under
normal load conditions [12], the setup delay for the 95% of
the setup procedures should be less or equal to 11 s.
In fact, the ﬁrst experience of quality by the multimedia
application users takes place during the request of a new
call. If the request is not accepted or “slowly accepted”, the
conﬁdence of the user decreases. The notion of QoE is al-
ready evolving. In the last years, the ITU-T Standardization
Group 12 (SG12) speciﬁed the QoE requirements as deﬁn-
able end-to-end parameters, which provide information not
only about the network layer (as performed by the QoS pa-
rameters) but also about the transport and application layers
behavior [13].
We follow this notion of QoE and in our studies the de-
ﬁnable end-to-end parameter is the call setup delay as sug-
gested in [14]. The aim of this paper is to show the impact
of signaling system performance on setup delay in EuQoS
system based on NGN architecture.
In order to guarantee target values of call setup delay,
the system should dedicate some resources to the sig-
naling process (setup and release procedures). These re-
sources are both server and network resources. The server
resources are intended for the processing of the signal-
ing messages within the signaling servers, which manage
new calls. Whereas, the network resources are intended
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Fig. 1. The EuQoS system.
for transferring the signaling messages by the network be-
tween signaling servers. For reserving the necessary server
and network resources, we should correctly dimension the
signaling system. We propose to use the decomposition
approach, which separately considers three phases of the
signaling procedure in EuQoS system – all the operations
performed:
– at the application layer, it means in session initiation
protocol (SIP) proxies and authentication, authoriza-
tion and accounting (AAA) servers for, e.g., voice
over IP application;
– at the technology independent/technology dependent
layer (TI/TD layer), for performing the admission
control and resource allocation functions;
– at the network layer for transferring the signaling
messages by dedicated signaling CoS.
Since the above three phases are distributed in time,
i.e., they do not carry out simultaneously, we may enforce
delay constrains for each one, so that the sum of the delay
constrains of all the phases is less or equal to 11 s for the
95% of setup procedures. For illustration purposes, in our
analysis we assume that the target setup delay value intro-
duced by each of considered phases should be not greater
than 3.5 s for the 95% of setup procedures.
Let us focus on the ﬁrst phase of setup procedure, i.e., the
operations performed at application layer. In previous stud-
ies of the EuQoS project [15], we obtained required per-
formance parameters for the involved SIP proxy devices,
which actually are less demanding than commercial ones.
In fact, based on the literature we can observe that the SIP
proxies are capable of running a high number of calls per
second. For example, CISCO SIP proxies is able to han-
dle about 100 call/s [16] and the direct routing approach
allows even higher rates [17]. In the same way, the current
AAA servers may manage until thousands of calls per sec-
ond, e.g., the host intrusion detection system (HIDS) v3.1
of HP [18]. Measurements of mean establishment times
of voice over IP calls related with AAA and SIP proxies
functions were presented in [19]. Under normal load con-
ditions, the mean establishment time is 0.94 s. Taking into
account the state of the art, in our studies we focus on
performance evaluation of the TI/TD layer and the trans-
fer of signaling messages by the network (signaling class
of service), which has been studied with less attention in
the literature. These processes are the center of our studies
in Sections 3 and 4, respectively. Previously, we present
main features of the EuQoS system in Section 2. Finally,
Section 5 summarizes the paper.
2. Overview of EuQoS System
The EuQoS system consists of three main layers, which are
application layer, technology independent/technology de-
pendent layer, and network layer as indicated in Fig. 1. The
signaling procedure to set up a new connection (e.g., voice
over IP) in the network is the following.
When any user sends a new call request to the EuQoS sys-
tem, this initiates security functions with the AAA server.
125
Jordi Mongay Batalla, Jarosław Śliwiński, Halina Tarasiuk, and Wojciech Burakowski
These functions check if the user sending a call is au-
thorized to use the EuQoS system. Next, the SIP proxy
initiates the codec agreement with the called user. Af-
ter the codec agreement, the ﬁrst resource manager (RM)
in the way checks whether the end-to-end QoS path to
the called user exists and could provide the QoS guaran-
tees required by the associated end-to-end CoS. The RM
in the access domain periodically receives from the QoS
routing protocol, the information about the QoS paths,
i.e., the end-to-end paths with predeﬁned QoS guarantees
(in the form of target values for QoS parameters as IPTD,
IPDV, IPLR). The QoS routing protocol is an enhanced ver-
sion of border gateway protocol called EQ-BGP [2], [20],
which builds end-to-end QoS paths on multi-domain net-
work.
Afterwards, the system checks if, currently, there are
available network resources (bandwidth, buﬀer capacities)
to accept the call in consecutive domains. This is per-
formed by the admission control functions implemented
in resource managers and resource allocators (RA) as it
will be indicated in the next section. If the process posi-
tively concludes, the system (SIP proxy) sends an aﬃrma-
tive response to the calling user allowing the communica-
tion.
Figure 1 presents the EuQoS signaling system, which is
divided into the servers involved in AAA functions, the
servers (SIP proxy) involved into the codec agreement and
the servers (RM and RA) involved into the admission con-
trol function and resource allocation. The last ones, in
turn, are divided into the servers, which are independent of
the network technology (RM) and the servers, which func-
tionalities depend on the network technology (RA). The
purpose of this specialization is to allow each domain for
custom implementation of its own QoS mechanisms with-
out requiring other domains to be aware of their speciﬁc
details.
Using the ITU-T terminology for NGN [21], [22], the SIP
proxy would fulﬁll the service control function (SCF) at
the service stratum; whereas, the resource manager and
resource allocator would carry transport control function
(TCF) at the transport stratum. The resource manager we
would call policy decision functional entity (PD-FE), which
is independent of the network technology and the resource
allocator we would call the transport resource control func-
tional entity (TRC-FE), which depends on the network tech-
nology.
A set of signaling elements (functions, databases, inter-
faces, etc.), as well as the signaling protocols involved in the
diﬀerent signaling layers were deﬁned and implemented in
the system. The diameter base protocol [23] communicates
the SIP proxy with the AAA server in the access domain;
the SIP protocol communicates end users and proxies, next
steps in signaling (NSIS) protocol [24] connects the RMs
and, at last, common open policy service (COPS [25]) com-
municates the RMs with the RAs and these ones with the
network devices.
3. Performance Evaluation
of TI/TD Layer
In this part, we analyze the impact of call handling scenario
and the processing of messages at TI/TD layer on the part
of the setup delay related to the TI/TD layer, which we
denote as Tti−td .
We focus on results of Tti−td only for simulation studies, be-
cause the prototype implementation of RM and RA servers
in the project was not optimized to take adequate conclu-
sions. We present details about the call handling scenario
at the TI/TD layer, a methodology to calculate Tti−td for
single and multi-domain scenario as well as the assumed
simulation model. The aim of our studies is to show how
many calls the system can handle respecting target values
of Tti−td (3.5 s for the 95% of setup procedures). In [15]
we presented simulation results of performance evaluation
on TI/TD layer. In this paper we enhance these studies
showing detailed simulation results of analyzed queuing
network.
Fig. 2. Call scenario for two domains (domain 1: RA1, RM1;
domain 2: RA2, RM2), one direction.
Figure 2 shows the horizontal (between RMs) and vertical
(between RM and RA) signaling exchange for the success-
ful setup of a call traversing two domains (domain 1 and do-
main 2). The call handling scenario is as follows: RM1 re-
ceives a QoS request and asks to the connection admission
control (CAC) module in RA1 if there are enough resources
to handle the new connection. If so, the requested resources
are reserved and RA1 sends a conﬁrmation to RM1. Next,
RM1 forwards the QoS request to its peer RM2 and in
parallel sends a request to RA1 to actually allocate the
reserved resources in the associated access network equip-
ment. When RM1 receives the conﬁrmation from both
RA1 and RM2, it replies to SIP proxy that the new call
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can be admitted. As we can see in Fig. 2 the call handling
scenario in RM2 and RA2 (i.e., in the egress domain) is
the same as in RM1 and RA1 (ingress domain).
When the path has more than two domains, the resources
are reserved also in transit domains. However, only the
ingress domain RM checks whether an end-to-end path
with feasible QoS exists. For bi-directional calls, the call
handling process is performed in parallel during the setup
procedure. So, in order to calculate the Tti−td for a suc-
cessful scenario, it is suﬃcient to simulate it only in one
direction.
Fig. 3. The RM and RA architecture and call handling scenario
for ingress domain calls and conﬁrmations. Explanations: DB –
data base, UN – underlining network, 1,2 . . .39 task numbers,
C – conﬁrmation task.
The detailed architecture of the RM and RA, together with
the tasks identiﬁcations (task ID) are presented in Fig. 3.
In the RM, the call controller (CC) receives QoS requests
and controls all the CAC submodules. The end-to-end CAC
(E2E CAC) is in charge of checking whether an end-to-end
path with feasible QoS characteristics actually exists (by
looking at its EQ-BGP routing information base). Then,
the CC asks the domain CAC to check the operator poli-
cies and to look for an intra-domain path. The domain CAC
has two submodules, one for the intra-domain part and the
other one for the inter-domain link. Finally, the RA con-
troller receives the QoS request via signaling module in-
terconnecting the RM with the RA signaling and service
negotiation (RA SSN). The RA controller runs a diﬀerent
CAC algorithm for each CoS. The RA CAC algorithms
check the amount of available resources by querying the
RA data base (RA-DB) and decide about the acceptation
of the new call. If the call is accepted, the RA controller
asks the appropriate access network UN module to con-
ﬁgure its network devices for handling the new call. Dif-
ferent mechanisms must be conﬁgured depending on the
type of network device (IP router, LAN/Ethernet switch,
WiFi access point, etc.). Note that UN modules are in-
volved in the call handling process only in access domains.
For transit domains, resources are reserved basing only on
the decision of the RA CAC algorithm, and there is no dy-
namic conﬁguration of resources in inter-domain network
devices.
We model the RM and RA architecture (Fig. 3) as the
queuing network shown in Fig. 4. The simulation model
is composed of a chain of servers, each one associated
to an inﬁnite-length FIFO (ﬁrst in ﬁrst out) queue. We
distinguish eight types of servers: RM-CC (1), RM-DB (2),
RM-RA link (3), RM-RM link (4), RA-C (5), RA-DB (6),
RM-RA link (7), devices (8).
We assume that new calls and call acceptance conﬁrmations
independently arrive to the RM according to Poissonian
processes with given mean arrival rates. Service processing
times are the following deterministic values:
– RM-CC, RA-CC: tRM−CC = tRA−CC = 100 µs;
– database access in the RM and RA: tRM−DB =
tRA−DB = 1 ms;
– RM-RA link, RA-RM link, RM-RM link: tRM−RA =
tRA−RM = tRM−RM = 1 ms;
– access to the device: tDEV = 600 ms (WiFi) and
tDEV = 100 ms (IP).
The processing times for WiFi and IP devices are based
on test bed network equipment (LINKSYS WiFi access
point WRT54G, CISCO 1841 router or Linux router ker-
nel 2.6.18 IMQ). For other elements as call controllers or
data bases, we tried to infer the expected processing time
based on today’s high speed servers.
We consider three event types in the simulation model:
new call arrival, new confirmation arrival, and departure
of a task from a server. Arrivals and conﬁrmations invoke
a sequence of tasks, whereas, the departure of a task from
one server determines its arrival to another server. Fur-
thermore, we distinguish call events processed at ingress,
transit or egress domains. The maximum number of tasks
is performed when processing calls at the ingress domain,
since the E2E CAC is checked. Fewer tasks are required to
127
Jordi Mongay Batalla, Jarosław Śliwiński, Halina Tarasiuk, and Wojciech Burakowski
Fig. 4. The RM and RA for the ingress domain – simulation model.
process conﬁrmation arrivals. The mean call arrival rates
are λingress, λegress, λtransit , and the mean arrival rate of con-
ﬁrmations for ingress and transit domains are λcon f−ingress
and λcon f−transit . Due to space limitations, we only present
events related to ingress domain.
Note that, in these simulations, we do not model the state
machine of NSIS or COPS (see Fig. 2). The detailed mes-
sage exchange of NSIS is modeled in simulation studies of
signaling class of service (see Section 4). For COPS pro-
tocol, we model its performances by tRM−RA, tRA−RM times
only.
The above simulation model has been coded in a discrete
event simulator written in C++. Each event is represented
by the quadruple <Sequence ID, Task ID, Server ID, Pro-
cessing time>. The Sequence ID denotes whether the event
is a call or a conﬁrmation arrival.
We begin our studies with single domain performance eval-
uation. In particular, we simulate two scenarios. First, we
assume that the single access domain handles both ingress
and egress calls and conﬁrmations assuming λingress =
λegress = λcon f . We simulate WiFi and IP access domains
in isolation. For each test we vary the call and conﬁrma-
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Fig. 5. Multi-domain call handling scenario with m domains, where m = 2+n, 2 access domains and n transit domains.
tion arrival rates up to the 95% resource utilization of the
RM-RA elements (in this case the bottleneck element is the
device itself).
In the next step, we analyze performances of single transit
domain assuming that RM and RA handle only transit calls
and conﬁrmations assuming λtransit = λcon f ; in this case the
bottlenecks are RM-DB and RA-DB, it means the access
to the databases.
Finally, based on the results obtained for single
ingress/egress and transit domains, we are able to calcu-
late the quantiles of Tti−td for a multi-domain scenario
(see Fig. 5).
For this purpose we distinguish among the following se-
quences of tasks performed by RM and RA in the ingress
domain:
– S1ingress: resource reservation tasks in RM1<−>RA1
performed before forwarding the request to the
next RM;
– S2ingress: tasks in RM1<−>RA1<−>DEV1, i.e.,
resource allocation tasks;
– S3ingress: RM tasks invoked by conﬁrmation arrival
from neighboring domain.
Thus, we deﬁne the delay Tti−td as follows:
Tti−td = tS1ingress
+max
{
tS2ingress,
(
n · ttransit + tegress + tS3ingress
)}
, (1)
where tS#ingress is the delay introduced by sequence S#, tegress
is the delay in the egress domain, n is the number of tran-
sit domains, ttransit is the delay introduced by a transit do-
main.
Based on the detailed simulation results obtained for single
domain scenarios (for ingress/egress and transit) we can
derive:
tS2ingress < t
S3
ingress + tegress + n · ttransit. (2)
By applying (1) and (2) the Tti−td is calculated:
Tti−td = tS1ingress + t
S3
ingress + tegress + n · ttransit. (3)
In our studies, we calculate results when the access domain
are both WiFi or both IP. The Tti−td quantiles for 2, 10 and
20 domains is presented in Figs. 6–8.
In particular, Fig. 6 shows the results for two WiFi and two
IP access domains. For both scenarios, the curves show
a signiﬁcant diﬀerence between the delays obtained for the
two technologies. With reference to the 3.5 s target for the
0.95-quantile of Tti−td , we observe that, in WiFi, λingress,
λegress, and λcon f should not exceed about 0.6 call/s. In IP
domain, the limit is about 4.75 call/s. For scenarios with
10 and 20 domains we assume that two domains are access
domains while the others are transit domains.
Fig. 6. Quantiles of Tti−td for 2 WiFi or 2 IP domains versus
λingress (λingress = λegress = λcon f ).
Figures 7 and 8 show the quantile values of Tti−td for WiFi
and IP access domains, respectively. The transit call rates
are 233 or 300 call/s in each transit domain. The results
show that the number of transit domains has smaller impact
on the Tti−td than the transit call arrival rate. Moreover,
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acceptable call arrival rates are larger for IP access domains
than for WiFi.
Fig. 7. The 0.95-quantile of Tti−td for 2 IP access domains versus
λingress (λingress = λegress and λingress = λcon f ).
Fig. 8. The 0.95-quantile of Tti−td for 2 WiFi access domains
versus λingress (λingress = λegress and λingress = λcon f ).
Figure 9 shows some characteristics of the transit RM and
transit RA. In particular, we collected characteristics of
server utilization, mean delay in the queues, and mean
queue sizes. As we can observe, the main bottlenecks of
RM and RA elements for transit domains are RM-DB and
RA-DB servers. The characteristics of these two servers
are very close to each other.
Concluding, the signaling system at the TI/TD level is able
to handle about 300 call/s in transit domains and it cor-
rectly scales with the number of transit domains (for values
of 10 and 20 transit domains). An important open point is
the call arrival process for NGN multi-service networks.
Fig. 9. Transit domain characteristics: (a) utilization of RM
and RA servers, (b) mean delay, and (c) mean queue size for
RM and RA elements versus transit call arrival rates (λtransit )
λtransit = λcon f−transit .
In these studies, we commonly considered telephony arrival
model only but, in further studies, we are also facing up
multi-service models.
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Fig. 10. Model of the EuQoS signaling system.
4. Performance Evaluation
of the Signaling Class of Service
At the network layer we propose to implement the signaling
class of service. The IETF document [4] deﬁnes, among
others, the signaling class of service (S-CoS) designated
to carry signaling traﬃc related with setup and release pro-
cedures. The objective of the S-CoS is to ensure target
values of the part of the call setup delay related to the
transfer of the signaling packets. We call this delay as
transfer packet call setup delay or brieﬂy Ts delay. We
expect to obtain target values of Ts delay by transferring
the signaling packets with adequate quality of service ex-
pressed in target maximum IPTD. In fact, according to [4]
we can assume that the S-CoS tolerates the delay variation
of the signaling traﬃc. One of the solutions to guaran-
tee the QoS objectives for the signaling traﬃc is a correct
resource provisioning [26].
For the aim of provisioning the S-CoS, we investigate the
bottlenecks within the signaling path. The bottlenecks are
the slowest links [27] in whose entrance packets of diﬀerent
setup procedures gather and where we should provision
appropriate resources for each of the setup procedures.
To compute the necessary amount of bandwidth within the
S-CoS for one setup procedure, we propose to ensure the
same maximum IPTD (maxIPTD) in all the bottlenecks
along the path. From the knowledge of the sizes of packets
submitted to each bottleneck, and more precisely from the
length of the longest burst of packets of the setup procedure
submitted to each bottleneck we obtain the maxIPTD for
1 isolated setup procedure as (4)
max IPT D = length o f longest packet burstbott 1×8Cbott 1 = . . .
=
length o f longest packet burstbott i×8
Cbott i . (4)
The value of Cbott i indicates the necessary amount of
bandwidth for one setup procedure in the bottleneck i of
S-CoS.
The equation, which completes the consistency of the sys-
tem of linear equations presented in (4), comes from the
value of Ts delay. In fact, we deﬁned that the setup proce-
dure should ﬁnish in a time equal to 3.5 s as presented in
equation:
Ts delay = ∑
all bottleneck s
∑
all packets in bottleneck
packet length×8
Cbott i
.
(5)
In the EuQoS system we assume that bottlenecks only may
appear at the exit of SIP proxies and next inter-domain bor-
der routers as presented in the model of Fig. 10. Therefore,
we consider only SIP and NSIS traﬃc, which is the unique
signaling traﬃc in these bottlenecks.
As we may deduce from Eqs. (4) and (5), the necessary re-
sources for signaling traﬃc (Cbott i) depend on the message
sequence. Figure 11 shows the setup message sequence
in the EuQoS system for which we implement the S-CoS.
The lengths of the packets referred in Fig. 11 do not con-
sider user data protocol (UDP), IP and link layer headers.
Based on the above setup message sequence and assump-
tions and by the way of example, we will present further
down simulation and measurement results.
Since packet losses cause retransmissions and, as an unde-
sired result, increase delay of the whole setup procedure,
we provision the buﬀer resources to ensure no losses in
the queues (IPLR = 0) over normal operation of the net-
work (no link failures). Since the biggest burst of packets
in one setup procedure (EuQoS system) contains 2 packets
(see Fig. 11) in the direction from calling to called and
3 packets from called to calling, then, the buﬀer size for
M simultaneous setup procedures should equal 2×M pack-
ets in the calling-to-called direction and 3×M packets in
the opposite direction.
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Fig. 11. SIP and NSIS message sequence in EuQoS system.
Let us remark that the transport protocol used to carry the
signaling messages is not excessively important since, by
provisioning the buﬀers, we assume no losses. Anyway, if
we transport the signaling messages using the UDP proto-
col, we have to pay attention to the retransmission timers of
the signaling protocols because these values are manually
set and do not consider the round trip time (RTT) values
of the network. The SIP protocol deﬁnes the default value
of the retransmission timer equal to 500 ms when we use
UDP protocol [28; Section 17.1.1.1]. The timers in the
calling user will stop when the messages and its responses
cross the whole network. This time is usually higher than
500 ms, so, such a value of retransmission timer results in
the unnecessary retransmission of signaling packets (pack-
ets are not lost). This could cause a dangerous overload
of the S-CoS. Therefore, in EuQoS implementation, we set
the default values of SIP timers over UDP to 3 s.
4.1. Evaluation by Simulations
The performed tests aim at validating the proposed provi-
sioning method to ensure target Ts delay. In our simulations
we assume the same model as presented in Fig. 10. More-
over, we assume that the value N is equal to 5, this implies
5 servers and 25 terminals in each access network. The
terminal i of the access network 1 (AN1) initiates a setup
procedure with the terminal i of the access network 2 (AN2)
and also the terminal i of the AN2 initiates another setup
procedure with the terminal i of the AN1. All the termi-
nals (50) initiate setup procedures at the same time and
when the setup procedure corresponding to the terminal i
ﬁnishes, then, the terminal i instantly initiates a new setup
procedure. This is the worst-case scenario because ﬁnally,
any new setup procedure ﬁnds the system full. Note that,
in a real scenario, the setup procedures randomly arrive to
the system and may ﬁnd the system not completely full.
Therefore, the values of Ts delay presented in these simu-
lations are the upper bound.
Table 1
Bottleneck link capacity for 1 unique setup procedure
Initiated in AN1
C [kbit/s] C1 C2 C3 C4 C5 C6
bott#1–bott#6 38.3 32.3 49.6 32.3 38.3 42.3
bott#1–bott#4 28.7 24.2 37.2 24.2 – –
bott#1–bott#2 15.8 13.3 – – – –
Initiated in AN2
bott#1–bott#6 32.3 38.3 42.3 38.3 32.3 49.6
bott#1–bott#4 21.4 25.3 28.0 25.3 – –
bott#1–bott#2 13.3 15.8 – – – –
Table 2
Bottleneck buﬀer size for 1 unique setup procedure
Initiated in AN1
B [packets] B1 B2 B3 B4 B5 B6
bott#1–bott#6 2 3 2 3 2 3
bott#1–bott#4 2 3 2 3 – –
bott#1–bott#2 2 3 – – – –
Initiated in AN2
bott#1–bott#6 3 2 3 2 3 2
bott#1–bott#4 3 2 3 2 – –
bott#1–bott#2 3 2 – – – –
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Table 3
Link capacities for 25 setup procedures initiated in AN1 and 25 initiated in AN2 (values set in the simulation scenario)
C [kbit/s] C1 C2 C3 C4 C5 C6- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
B [packets] B1 B2 B3 B4 B5 B6
25×(38.3+32.3)= 25×(32.3+38.3)= 5×(49.6+42.3)= 5×(32.3+38.3)= 5×(38.3+32.3)= 5×(42.3+49.6)=
bott#1–bott#6 1765.0 1765.0 459.5 353.0 353.0 459.5
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
25× (2+3) = 125 25× (2+3) = 125 25× (2+3) = 125 25× (2+3) = 125 25× (2+3) = 125 25× (2+3) = 125
25×(28.7+21.4)= 25×(24.2+25.3)= 5×(37.2+28.0)= 5×(24.2+25.3)=
bott#1–bott#4 1252.5 1237.5 326.0 247.5 100 000 100 000
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
25× (2+3) = 125 25× (2+3) = 125 25× (2+3) = 125 25× (2+3) = 125 125 125
25×(15.8+13.3)= 25×(13.3+15.8)=
bott#1–bott#2 727.5 727.5 100 000 100 000 100 000 100 000
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
25× (2+3) = 125 25× (2+3) = 125 125 125 125 125
The simulation environment is ns-2 [29] where we devel-
oped modules to simulate the signaling process and inte-
grated them into the EuQoS simulation model [30]. The
integration of these modules permits its use in any network
scenario (even in environments with diﬀerent network tech-
niques). In our own-implemented modules we model the
signaling protocols: SIP and NSIS.
We introduce a bottleneck in the respective link by setting
the appropriate value of the link capacity obtained from
the provisioning method presented above. The links that
are not considered bottlenecks in a certain test are set to
100 Mbit/s. Also the links between terminals and servers
are 100 Mbit/s links. Next, we perform three tests, each
one with 10 000 setup procedures. The number of bottle-
necks change from one test to another. The ﬁrst test con-
siders 6 bottlenecks, from bott#1 and bott#6 as indicated in
Fig. 10. The next test considers 4 bottlenecks (from bott#1
to bott#4) and the last one considers only the bottlenecks
in the both directions of the link between router A and
router B, i.e., bott#1 and bott#2.
We expect that each bottleneck will require a diﬀerent pro-
visioning, since the volume of signaling traﬃc submitted
to them is diﬀerent (see Fig. 11). Tables 1 and 2 show
the necessary values of capacity in the bottleneck links and
size of the bottleneck buﬀers for one unique setup proce-
dure initiated in the AN1 and one unique setup procedure
initiated in AN2 for the cases of 6, 4 and 2 bottlenecks
in the signaling path. Values of this tables we exploit to
complete Table 3, which presents the values set in the links
and buﬀers of the simulation scenario considering that all
the 50 terminals initiate setup procedures.
For each test, we calculate the time that packets last on
transferring the 100 Mbit/s links. This time is not con-
sidered within the provisioning method and we subtract it
from the total Ts delay value obtained in each test. The
Ts delay values of the test (after subtraction) are presented
in Table 4. Speciﬁcally, Table 4 shows the Ts delay of
the shortest (min) and longest (max) setup procedure. In
our simulations, we discard the ﬁrst setup procedures of
the tests because, at the beginning, the system is empty
and these ﬁrst setup procedures ﬁnish earlier, i.e., we only
consider the Ts delay values of the setup procedures after
striking the balance of the simulation process. We may
observe that the values of Ts delay respect the target value
equal to 3.5 s in all the cases. In opposition to the simu-
lations performed in [26], in the presented simulation ap-
proach there is no multiplexing gain in the network because
Table 4
Value of TS delay for the scenarios
with 6, 4 and 2 bottlenecks (simulation results)
Bottleneck
bott#1–bott#6
min/max
bott#1–bott#4
min/max
bott#1–bott#2
min/max
Ts delay [s] 3.499/3.500 3.499/3.500 3.500/3.500
the system is permanently occupied. In fact, the setup pro-
cedures arriving to the system synchronize ourselves and
transfer the network in the same order. This simulation
approach allowed us to validate the provisioning method
presented above.
4.2. Evaluation by Measurements
In this section we present measurement results of S-CoS
performance evaluation. The aim of the measurements is
to demonstrate that the S-CoS provisioned by the method
presented in this paper may ensure target Ts delay in the
test bed environment. On the other hand, we will also
demonstrate that we cannot ensure delay requirements for
the signaling traﬃc not carried by the S-CoS, if the network
is heavy loaded.
Figure 12 presents the measurement test bed, where we em-
ulate a scenario with two domains that are interconnected
by an inter-domain link. The capacity of the inter-domain
link equals 8 Mbit/s, while links inside each domain oﬀer
100 Mbit/s capacity.
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Fig. 12. Measurement test bed.
For implementing the S-CoS, all the signaling servers must
“mark” their own packets before sending them into the net-
work. This is done by setting the diﬀerentiated services
code point (DSCP) ﬁeld in the IP header of packets. The
DSCP value assumed for the signaling packets is equal to
binary value 101000 [4].
Figure 13 presents the model of the outgoing port of two
routers: router 1 and router 2. In router 1 it is implemented
in the direction from client A to client B and, in router 2,
in the opposite direction.
Fig. 13. Model of the outgoing port of the routers.
For our measurements, we consider only two classes of ser-
vice: the S-CoS and the standard CoS (STD CoS), which
is the best eﬀort service. To ensure bandwidth separation
between considered classes in IP router we use the deﬁcit
round robin (DRR) scheduler. We provision the S-CoS
with 1000 and 2000 kbit/s in the two tests, respectively.
The scheduler’s weight for S-CoS traﬃc (wS−CoS) is set
to guarantee assumed amount of bandwidth, whereas, the
scheduler’s weight for STD CoS traﬃc (wST D−CoS) com-
plements the link capacity up to 8 Mbit/s.
By the provisioning method, we may calculate how many
simultaneous setup procedures can be admitted, as a max-
imum, in the S-CoS not to exceed 1000 and 2000 kbit/s.
When applying the provisioning method, we consider one
unique bottleneck between proxy/RMs in the direction from
client A to client B since the setup procedures are initiated
only in client A. Moreover, we do not consider bottlenecks
between clients and proxy/RMs because there is only sig-
naling traﬃc. Table 5 presents the maximum number of
simultaneous setup procedures for the provisioned S-CoS
capacities, as well as the necessary buﬀer size set in the
S-CoS to avoid losses for this number of simultaneous setup
procedures.
Table 5
Class of service capacities and buﬀer sizes
(experiment conﬁguration)
S-CoS capacity 1000 kbit/s 2000 kbit/s
Maximum number of
simultaneous setup procedures
131 262
S-CoS buﬀer size 262 packets 524 packets
An artiﬁcial call generator in the client A initiates the setup
procedures and maintains a constant number of them run-
ning in the system. When a setup procedure ﬁnishes, the
call generator instantly initiates a new one.
On the other hand, the background traﬃc (STD CoS) is
composed by 10 TCP connections in each direction, which
ﬁll the 8 Mbit/s link. We set the buﬀer size in the STD
CoS equal to 1000 packets, which is suﬃciently large to
prevent any packet loss and introduces a high delay in the
STD CoS traﬃc.
All measurements that we take, are performed at the sig-
naling application level (Ts delay). We simpliﬁed the RM
implementation with main focus on processing of signaling
messages in order to reduce the delay introduced by state
management operations, e.g., database access and storage
and policy algorithms.
In the ﬁrst experiment we compare the performance of sig-
naling system with and without the S-CoS. We measure
the Ts delay for cases with 131 or 262 running setup pro-
cedures, with capacity assigned to S-CoS equal to 1 Mbit/s
or 2 Mbit/s, respectively. In Fig. 14 we show the max-
imum and minimum values of Ts delay measured in the
test bed. The measurement consisted of at least 1000 setup
procedures after warm up period.
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Fig. 14. Measurements of Ts delay within the EuQoS test bed.
By introducing the S-CoS in the network we are able to
guarantee the value of the Ts delay; for both considered
cases it is lightly higher than assumed target of 3.5 s.
The tiny diﬀerences are due to the transfer of signaling
packets by the not-bottleneck links. On the other hand,
when signaling messages shares the capacity with the back-
ground traﬃc in STD CoS, the observed average Ts delay
exceeds 8 s. As we expected, without the implementation
of the S-CoS, we are not able to ensure the setup delay re-
quirements for Internet telephony presented in [11]. There-
fore, we argue that signaling traﬃc and best eﬀort traﬃc
must not be handled by the same network resources when
the network is heavily loaded.
In the next experiment we evaluate the characteristics of
Ts delay when the number of simultaneous setup proce-
dures is lower than the calculated maximum value (for given
S-CoS capacity). Figure 15 shows this characteristic for
the case when 2 Mbit/s capacity is dedicated for S-CoS;
we may see maximum and minimum measured values of
Ts delay. The relation between Ts delay and the number
of simultaneous setup procedures is linear, as we could ex-
pect. Moreover, for given number of simultaneous setup
procedures, the Ts delay of diﬀerent setup procedures does
not vary so much (intervals are very small).
On the basis of the above results, we strongly recommend
to introduce the dedicated class of service to ensure QoS
Fig. 15. Measured characteristics of Ts delay within the EuQoS
test bed.
at the packet transfer of signaling messages. Unfortunately,
the inherent characteristics of the signaling traﬃc (bursts
of packets, sporadic traﬃc, etc.) do not allow to eﬀectively
control it and, because of this, it is not possible to carry the
signaling traﬃc by other CoSs on aggregation with other
kinds of traﬃcs.
5. Conclusions
In this paper we studied the signaling performance of one
example of next generation network system: the EuQoS
system. We considered main processes inside the signaling
system, as call handling scenario and transferring of the
signaling messages by the network. Both these factors may
aﬀect into the call setup delay and, as a consequence, into
the user quality of experience. We decided to confront them
separately, using decomposition approach. As a result, we
achieved a system capable of establishing end-to-end con-
nections with the same requirements for call setup delay as
assured in the ISDN network [10].
The key for the correct design of the system lies in reserv-
ing enough resources, both for signaling servers (processing
power) and for the transfer of signaling messages in the net-
work (bandwidth and buﬀer). For the signaling servers, we
calculated the maximum call arrival rate (number of setup
procedures per second) that the system can handle to assure
given call processing delay. We considered all the signaling
servers involved into the signaling system, paying special
attention to the signaling servers designed to the resource
reservation and allocation process over exemplary technolo-
gies. Following the analysis and relations between signal-
ing servers, we evaluated system performance by means of
dedicated simulation and measurement tools.
To complete the provisioning of resources, we investigated
how the traﬃc generated by the signaling servers is handled
in the network. We assumed that the number of simulta-
neous setup procedures handled by the signaling system is
limited. Thanks to this assumption, we were able to pro-
vide dimensioning rules for signaling class of service. The
rules provide a value of bandwidth and buﬀer space that
should be dedicated for signaling traﬃc at the bottleneck
points in order to guarantee given setup delay requirements.
The devised provisioning method was veriﬁed by the simu-
lation of the signaling system and by measurements in the
test bed scenario.
Though we strived to do general analysis of the signaling
system features, some results may be particular for the Eu-
QoS system. Anyway, the presented proposals and methods
can be used as a good guideline for the design of other sig-
naling systems.
Future works in this ﬁeld should be directed to ﬁnd so-
lutions for signaling congestion control, i.e., how to en-
sure a maximum number of simultaneous setup procedures
within the system. It is also important to consider traﬃc
models at call level, however, it requires an insight into
measurements in multiservice networks. Other problem is
related with the inherent complexity of the signaling sys-
tems in next generation networks. In this work, we con-
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sidered only the main signaling servers in each domain,
but in reality we should expect multiple ways of system
decomposition and distribution.
Acknowledgements
We would like to thank all the partners of the EuQoS con-
sortium for their cooperation and their work on developing
the EuQoS system.
References
[1] “The EuQoS Consortium” [Online]. Available:
http://www.euqos.eu/
[2] X. Masip-Bruin et al., “The EuQoS system: a solution for QoS
routing in heterogeneous networks”, IEEE Commun. Mag., vol. 45,
no. 2, pp. 96–103, 2007.
[3] W. Burakowski et al., “Provision of end-to-end QoS in heteroge-
neous multi-domain networks”, Ann. Telecommun. Springer, vol. 63,
iss. 11, p. 559, 2008.
[4] J. Babiarz and F. Baker, “Conﬁguration Guidelines for DiﬀServ Ser-
vice Classes”. Internet RFC 4594, Aug. 2006.
[5] K. Chan, J. Babiarz, and F. Baker, “Aggregation of Diﬀserv Service
Classes”. Internet RFC 5127, Febr. 2008.
[6] “Signaling Requirements for IP QoS”, ITU-T TR Q-Series Supple-
ment 51 (10/2004).
[7] “Resource and admission control functions in next generation net-
works”, ITU-T Rec. Y.2111 (09/2006).
[8] “General overview of NGN”, ITU-T Rec. Y.2001 (10/2004).
[9] “Framework for the network management of IP-based networks”,
ITU-T Rec. E.417 (02/2001).
[10] “Network grade of service parameters and target values for circuit-
switched services in the evolving ISDN”, ITU-T Rec. E.721
(05/1999).
[11] “Network post-selection delay in PSTN/ISDN networks using Inter-
net telephony for a portion of the connection”, ITU-T Rec. E.671
(03/2000).
[12] “Network grade of service parameters and target values for maritime
and aeronautical mobile services”, ITU-T Rec. E.774 (10/1996).
[13] “Quality of experience requirements for IPTV services”, ITU-T
Rec. G.1080 (06/2008).
[14] A. Moorsel, “Metrics for the Internet age: quality of experience
and quality of business”, in Fifth Perform. Worksh., Nuremberg,
Germany, 2001.
[15] H. Tarasiuk et al., “Designing the simulative evaluation of an archi-
tecture for supporting QoS on a large scale”, in Proc. QoSim 2008
Conf., Marseille, France, 2008 (to appear ACM Digital Library).
[16] CISCO systems document [Online]. Available:
http://www.cisco.com/en/US/tech/tk652/tk701/-
technologies white paper09186a00800a9818.shtml.
[17] V. Matic, I. Franicevic, and D. Sekalec, “Parallel SIP proxy servers
using direct routing approach”, in Proc. Int. Conf. Softw. Telecom-
mun. Comput. Netw. SoftCOM 2006, Split-Dubrovnik, Croatia, 2006.
[18] “Host Intrusion Detection System (HIDS) v3.1. Sizing Guidelines
and Tuning Primer”, HP Company internal document, Sept. 2005.
[19] Y. Bai et al., “A novel distributed wireless VoIP server based on
SIP”, in Proc. Multimed. Ubiquit. Eng. Conf. MUE’07, Seoul, Korea,
2007.
[20] A. Beben, “EQ-BGP: an eﬃcient inter-domain QoS routing proto-
col”, in Proc. 20th IEEE Int. Conf. Adv. Inform. Netw. Appl., Los
Alamitos, USA, 2006, pp. 560–564.
[21] N. Morita, H. Imanaka, O. Kamatani, T. Oba, and K. Tanida,
“Overview and status of NGN standardization activities at ITU-T”,
NTT Tech. Rev., Nov. 2007.
[22] J. Song et al., “Overview of ITU-T NGN QoS control”, IEEE Com-
mun. Mag., vol. 45, no. 9, pp. 116–123, 2007.
[23] P. Calhoun et al., “Diameter Base Protocol”. Internet RFC 5127,
Sept. 2003.
[24] R. Hancock et al., “Next Steps in Signaling (NSIS): Framework”.
Internet RFC 4080, June 2005.
[25] D. Durham et al., “The COPS (Common Open Policy Service) Pro-
tocol”. Internet RFC 2748, Jan. 2000.
[26] J. Mongay Batalla and R. Janowski, “Provisioning dedicated class
of service for reliable transfer of signaling traﬃc”, in Proceedings
20th International Teletraffic Congress, June 2007, Ottawa, Canada,
Lecture Notes in Computer Science, vol. 4516. Berlin-Heidelberg:
Springer: 2007, pp. 853–864.
[27] P. Rodriguez and E. W. Biersack, “Dynamic parallel access to repli-
cated content in the Internet”, IEEE/ACM Trans. Netw., vol. 10, no. 4,
pp. 455–465, 2002.
[28] J. Rosenberget et al., “SIP: Session Initiation Protocol”. Internet
RFC 3261, June 2002.
[29] “The Network Simulator ns-2” [Online]. Available:
http://www.isi.edu/nsnam/ns/
[30] “The ns-2 signaling modules” [Online]. Available:
http://tnt.tele.pw.edu.pl/include/tools/sim-euqos-ptl.tgz
Jordi Mongay Batalla was
born in Barcelona, Spain, in
1975. He received the M.Sc.
degree in telecommunications
from Universitat Polite`cnica de
Vale`ncia in 2000. He worked
one year in Centro Nazionale di
Astroﬁsica in Bologna, Italy, as
research scientist specializing in
qualities and capacities of diﬀ-
serv networks. Nowadays, he is
ﬁnishing Ph.D. studies in the Warsaw University of Tech-
nology, Poland. He is with Telecommunications Network
Technologies (TNT) Group from 2004. His research inter-
est focus mainly on quality of service in diﬀserv networks
and next generation network architecture.
e-mail: jordim@tele.pw.edu.pl
Institute of Telecommunications
Warsaw University of Technology
Nowowiejska st 15/19
00-665 Warsaw, Poland
Jarosław Śliwiński received
the M.Sc. and Ph.D. degrees
from the Warsaw University of
Technology, Poland, in 2003
and 2008, respectively. His
research interests cover traﬃc
control, systems’ design and
implementation methodology.
e-mail: jareks@tele.pw.edu.pl
Institute of Telecommunications
Warsaw University of Technology
Nowowiejska st 15/19
00-665 Warsaw, Poland
136
Impact of Signaling System Performance on QoE in Next Generation Networks
Halina Tarasiuk received the
M.Sc. degree in computer sci-
ence Szczecin University of
Technology, Poland, in 1996
and Ph.D. degree in telecommu-
nications from the Warsaw Uni-
versity of Technology, in 2004.
From 1998 she is with Telecom-
munication Network Technolo-
gies Group at the Institute
of Telecommunications, War-
saw University of Technology. In 2003 as a member of the
group she received Rector’s Award for scientiﬁc achieve-
ments. From 2004 she is an Assistant Professor at the
Warsaw University of Technology. From 1999 to 2003
she was collaborated with Polish Telecom R&D Centre.
She participated in several European and national projects
(2004–2008). Her research interests focus on NGN and
NWGN architectures, node and network virtualization, sig-
naling system performance, admission control and resource
allocation methods and queueing mechanisms. She is the
author and co-author of more than 40 research papers pre-
sented in books, journals, and conference proceedings and
about 30 technical reports.
e-mail: halina@tele.pw.edu.pl
Institute of Telecommunications
Warsaw University of Technology
Nowowiejska st 15/19
00-665 Warsaw, Poland
Wojciech Burakowski was
born in Warsaw, Poland, in1951.
He received his M.Sc., Ph.D.
and D.Sc. degrees in telecom-
munications from the Warsaw
University of Technology in
1975, 1982 and 1992, respec-
tively. Now he works as Full
Professor at the Institute of
Telecommunications, Warsaw
University of Technology and
the National Institute of Tele-
communications, Warsaw. He leads TNT research group.
Since 1990 he has been involved in many COST and EU
Framework Projects. He is a member of Telecommuni-
cations Section of the Polish Academy of Sciences and
an expert in 7 FR Programme. He was a chairman and
a member of many technical programme committees of
national and international conferences. He is the author
or co-author of about 170 papers published in books,
international and national journals and conference proceed-
ings and about 70 technical reports. His research areas
include new networks techniques, ATM, IP, heterogeneous
networks (ﬁxed and wireless), network architecture, traﬃc
engineering, simulation techniques, network mechanisms
and algorithms.
e-mail: wojtek@tele.pw.edu.pl
Institute of Telecommunications
Warsaw University of Technology
Nowowiejska st 15/19
00-665 Warsaw, Poland
137
Paper Recommendations and Regulations
of the European Commission Regarding
the Pan-European eCall
Wojciech Michalski
Abstract— The paper presents the main actions conducted
by the European Commission in the context of the eCall pro-
gramme (the initiatives of Driving Group), the recommenda-
tions and requirements for introduction of the pan-European
eCall (architecture, handling procedures, minimum set of data
(MSD) content, performance criteria, etc.) as well as regu-
lations concerning the pan-European eCall, particularly the
status of the eCall project covering also the legal situation of
eCall in the Member States including Poland.
Keywords— eCall, eSafety, in-vehicle system, minimum set of
data.
1. Introduction
According to investigation and estimates made by the Euro-
pean Commission (EC) around 40, 000 people were killed
and more than 1.7 million people injured in 2008 in road
accidents across the European Union (EU). Road fatalities
in EU have fallen by more than 27% since 2001, when
EC published its White Paper on European Transport Pol-
icy [1]. Significant impact on this positive trend had Euro-
pean Road Safety Action Programme [2] and the Intelligent
Car Initiative [3]. However, these fatality numbers indi-
cate that the current actions towards reducing the number
of accidents are not sufficient. Therefore the EC proposed
that EU should set the target of decreasing the number of
road fatalities by 50% by 2010 and start actions described
in this paper.
2. The eCall Definition
The eCall is an emergency call generated automatically via
activation of in-vehicle sensors or manually by vehicle oc-
cupants. When activated, the in-vehicle eCall system (IVS)
will establish a voice connection directly with the relevant
public safety answering points (PSAP). At the same time,
a minimum set of accident data (MSD) will be sent to the
eCall operator receiving the voice call. They will be sent
during the call processing or immediately after the set up
of emergency call.
The eCall is treated as a part of the E112 service (sup-
plement of TS12) concerning data transmission from the
IVSs to the PSAPs, especially including accurate location
information (e.g., precise location, time and type of the
accident).
The eCall is also the name of the emergency call project de-
veloped by the EC Member States to obtain a pan-European
solution.
The eCall itself will not reduce the number of accidents but
it is expected to improve response times in case of traffic
accident and save lives by faster help.
3. The eCall Initiatives Conducted
by the European Commission
From the beginning the European Commission has been co-
ordinating actions concerning eCall and originated several
initiatives related to it. The first initiatives addressed estab-
lishment of the eSafety Forum as well as working groups.
Moreover, the EC organized high level meetings, elabo-
rated regulations and introduced the eCall Memorandum
of Understanding (MoU).
3.1. The eSafety Forum
Establishment of the eSafety Forum was a fundamental ac-
tion of the EU concerning the eCall. It was a joint industry
and public initiative for improving road safety by using in-
formation and communication technology (ICT). The main
idea was to join forces and create a European strategy to
accelerate the research and development, deployment and
use of intelligent integrated safety systems including ad-
vanced driver assistance systems (ADAS) to improve road
safety in Europe.
3.2. The Driving Group eCall
One of the working groups acting under the eSafety Forum
is the eCall Driving Group (DG), established at the end
of 2002, which identified the key stakeholders involved in
the eCall process and outlined the functionalities of the
interfaces to be established between the stakeholders. The
DG eCall classified its members into the following four
categories:
– automotive industry;
– mobile telecommunication industry;
– public emergency authorities and associated or coop-
erating service organizations;
– public social security organizations, private insurance
companies and automobile clubs.
138
Recommendations and Regulations of the European Commission Regarding the Pan-European eCall
The DG eCall consists of several working subgroups estab-
lished to solve different issues related to both the service
chain and value chain. Objectives to solve by these sub-
groups include:
– performance criteria related to the eCall chain;
– functional requirements and the specifications for the
eCall generator;
– PSAP requirements regarding receiving and handling
eCall;
– cost and benefits for the insurance industry;
– cost of the in-vehicle system;
– overview of available studies.
Currently, DG eCall has 138 members.
3.3. Regulations on the Emergency Calls and High Level
Meetings
Another initiative of the EC was publication of the di-
rectives, communications, recommendations as well as re-
quirements on the emergency calls (112, E112 and eCall)
implemented in the EU (see [1]–[17]).
Moreover, under the auspices of the eSafety Forum, 28 rec-
ommendations were developed on how the road safety could
be improved through new technologies. These recommen-
dations have led to establishment of dedicated working
groups developing requirements towards the implementa-
tion of specific technologies or applications.
The DG eCall together with European Commission orga-
nize meetings in order to build consensus among partici-
pants, in particularly to specify the system, define the func-
tional architecture as well as solve organizational issues.
Some of them were dedicated to defining a road map for
implementation of the eCall, some as a reaction to the com-
munications from the EC calling for the Member States to
sign the MoU and take necessary steps to deploy the eCall.
3.4. The eCall Memorandum of Understanding
The MoU was introduced in the half of 2004 by the DG
eCall to actively investigate eCall solution and business
cases. The main purpose of this initiative was acceleration
of deployment as well as implementation of eCall built on
the single pan-European emergency call number 112 by the
end of 2010.
The MoU comprises necessary arrangements for imple-
menting the eCall action plan and sets out the measures
to be taken by the EC, Member States, automotive indus-
try, telecoms and insurance industry.
4. The eCall Service Chain
The DG eCall identified six domains with separate respon-
sibilities and tasks for the eCall service chain [4]. These
domains are depicted in Fig. 1.
Fig. 1. The domains of the eCall service chain [4].
5. The eCall Architecture and Handling
Procedure
The architecture of eCall system recommended by the DG
eCall is illustrated in Fig. 2.
Fig. 2. The eCall system architecture [4].
Procedure for handling eCall:
• In the event of an accident the eCall generator should
initiate eCall by sensor triggering and send eCall con-
sisting of a pure voice (audio) telephone call based
on 112 and the minimum set of data to the PSAP in
automatic or manual manner.
• Handled by the mobile network, the eCall (voice
and data) should be recognized as an 112 emergency
call and enriched by mobile network operator (MNO)
with the calling line identification (CLI) as well as
location information (based on the best effort princi-
ple) and delivered to the appropriate PSAP.
• If MSD has been properly received, the PSAP should
transmit an acknowledgement to the eCall generator.
139
Wojciech Michalski
Table 1
Revised MSD [5]
Offset Name
Size
[byte]
Type Unit Description
0 Control 1 Bitfield Bit 7: 1 = automatic activation
Bit 6 : 1 = manual activation
Bit 5 : 1 = test call
Bit 4 : 1 = no confidence in position
Bit 3−0 : 1 = reserved
1 VIN 15 Bitfield Up to 20 VIN characters stored using 6 bits per character with
no padding
16 Timestamp 4 Unsigned Seconds Timestamp of incident event. Seconds elapsed since midnight,
integer January 1st, 1970 UTC
20 Latitude 4 Signed Milliarcsecs GNSS position latitude (WGS84)
integer
24 Longitude 4 Signed Milliarcsecs GNSS position longitude (WGS84)
integer
28 Direction 1 Unsigned Degrees Direction of travel (based on last 3 positions)
integer
29 Service 4 Unsigned IPv4 Service provider IP address (optional)
provider integer
33 Optional 107 String To be defined Additional data, i.e., crash information (optional)
data
Sum 140
Explanations: VIN – vehicle identification number, UTC – universal coordinate time, a.k.a. Greenwich mean time,
GNSS – global navigation satellite system, WGS84 – world geodetic system 1984 (a standard for identifying global
position).
The eCall should be a “sleeping” application run by the
eCall generator which acts only when the generator detects
an incident serious enough for triggering an automatic eCall
or passengers in the vehicle generate a manual eCall.
5.1. The eCall Activation
An automatic eCall trigger signal should be assigned to
different crash types, e.g., front, rear, side and roll crashes.
It should be generated by the airbag control module and
associated or not with other sensors data (e.g., radar, speed,
gyro, axle load). The eCall generator is responsible for
sending an automatic eCall trigger signal to PSAP and the
vehicle manufacturers are responsible for determination of
the parameters of this signal. It is required that a number
of false eCalls sent by the eCall generator shall be reduced
to minimum, because activation of emergency calls should
be safe and robust.
Manual activation depends on the specific human machine
interface for the eCall generator. The eCall may be initi-
ated by holding the eCall button down for three seconds or
pushing the button twice within five seconds. The eCall
system in vehicle should be designed in a way minimizing
probability of unintended actions and number of false calls.
5.2. The eCall Minimum Set of Data
The DG eCall recommends that the MSD includes impor-
tant information to help send the emergency services to
the site of the accident and to speed up the response. The
first proposal of MSD content for eCall was given in [4].
The revisions to this proposal given in [5] are illustrated in
Table 1.
The proposed revisions include definitions of: signed and
unsigned status of integers, big-endian byte order, encod-
ing for degrees as well as an initial time for the timestamp
field. According to these revisions, the last 4 bits of control
field should be zero. The reserved bits should be cleared
to allow future MSD receiving implementations to detect
an earlier version MSD. The vehicle identification number
(VIN) is stored using 6 bits per character and a terminating
character defined to distinguish between VINs of differ-
ing lengths. They also specify requirement added to pad
the service provider field when optional data present. This
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field contains the IPv4 address of service provider stored
as series of 4 1-byte, unsigned integers. Optional data field
should not be padded out to its full length. Although this
field may contain up to 107 bytes, unused bytes in the
field do not need to be padded to reach the full length of
107 bytes. All of these revisions are described in greater
detail in [5].
According to DG eCall recommendation, the Committee
European de Normalization (CEN) is responsible for finally
standardization of MSD content.
5.3. The PSAP Structures and Scenarios
Emergency call structure may include two levels of PSAP
(PSAP 1 and PSAP 2) served by the same public body;
where PSAP 1 means the first point of contact for eCall
and PSAP 2 is the actual emergency operator handling the
emergency situation. It may also be built as publicly op-
erated PSAP 1 as well as service provider or telecom op-
erator operating as PSAP 1 under control of emergency
agency/public authority. To minimize the necessary invest-
ment, the DG eCall recommends that current PSAP struc-
tures were revised, e.g., through public/private partnerships.
5.4. Performance Criteria
The DG eCall recommends end-to-end performance criteria
related to timing, quality of service (QoS), PSAP, mobile
networks, location and map accuracy. In the DG eCall rec-
ommendations the experiences from comparable automatic
and manual vehicle emergency or assistance calling sys-
tems and current PSAP systems and emergency response
systems have been taken into account.
Short response time is critical for the efficient handling of
the eCall. Performance criteria related to end-to-end timing
in the eCall service chain are illustrated in Fig. 3.
Fig. 3. End-to-end criteria for eCall service chain [4].
The end-to end QoS specifications include a requirements
that 85% of all activated and sent eCalls should successfully
reach the PSAP by 2010, than 89% all of them by 2015
and 92% by 2020. Moreover, 90% of all accidents of sever-
ity crossing the thresholds for triggering an eCall should
be successfully reported by the eCall generator to the mo-
bile network by 2010, 95% by 2015 and 98% by 2020.
The eCall generator should be reprogrammable in order to
change the MSD structure, e.g., service provider and vehi-
cle identification fields.
For the eCall as the pan-European emergency service, the
PSAPs in any Member States should handle 99% of all
received calls.
Mobile network operators should provide full roaming ca-
pabilities in their core networks and treat the eCall as
a 112 call with the same priority and reliability.
Precise location of the vehicle involved in an accident
should be based on the best performance that satellite based
location can provide at any time. For correct location
a satellite system should currently guarantee accuracy equal
or better than 50 m (for 50% of cases) and equal or better
than 150 m (for 95% of cases).
For mapping accuracy, completeness of the road geometry
should be kept down to the lowest local level and accu-
racy of the road geometry should be precise to 15 meters.
No less than 99.9% roads of categories 1 to 4 must have
a name; for category 5 the requirement is 97%.
5.5. Privacy
All Member States involved in development of the eCall
should be obliged to comply with the directives related to
protection of data and privacy of citizens as in case of the
112 service.
The DG eCall recommends to treat the eCall as a public
service built on top of the pan-European single emergency
number 112. Moreover, the citizens should be informed
about eCall capabilities when buying a vehicle, especially
about the data transferred to the PSAP.
From the point of view of the DG eCall, the data should
be controlled by PSAP, or by private organization indicated
by the public authorities to perform that role.
5.6. The eCall Certification
According to the DG eCall recommendation, the follow-
ing entities should be responsible for the certification of
components of the eCall system:
– the vehicle manufactures: for certification of the
eCall generator (using existing certification proce-
dures);
– the mobile network operators: for certification of
their networks;
– the PSAPs: for certification of the PSAP system
(along with the PSAP operators’ procedures for han-
dling eCall);
– all stakeholders involved in the eCall chain: for the
certification of interoperability of the eCall service.
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5.7. The eCall Deployment Plan
As agreed by the DG, the eCall road map assumes that
all Member States will be ready to upgrade their PSAPs
by September 2009 and to introduce of eCall as standard
option in all vehicles granted type approval from 1 Septem-
ber 2010.
Moreover, it was assumed that all key stakeholders had
signed the MoU by the end of 2006. Actually only half of
the Member States have already signed the MoU.
According to the road map a full specification was ready
and deployment of the eCall system began in mid-2007.
Actually, the final ETSI/3GPP (The European Telecommu-
nications Standards Institute/Third Generation Partnership
Project) standards on emergency call handling and eCall
data transfer as well as CEN standard regarding MSD con-
tent for eCall have not yet been published.
Full-scale field tests had been performed from the begin-
ning of 2008, but in fact such tests were performed only in
some Member States: in the Scandinavian countries, Ger-
many and Austria.
6. The Status and the Basic Regulations
of the eCall
The eCall project is treated as a part of the European
eSafety programme built as a supplement to the single
European emergency call number system (112). Accord-
ing to this, the regulations regarding eCall consist of two
levels.
The first level comprises of the EU law for emergency ser-
vices, especially for the enhanced 112 (E112). The funda-
mental regulations on emergency services are included in
the Universal Service Directive [6]. It includes the obliga-
tion for the Member States to ensure an appropriate answer
and handling of the calls made to 112, as well as the obliga-
tion for public telephone network operators to make caller
location information available to authorities handling emer-
gencies. The obligations concerning calling location infor-
mation are included in Commission Recommendation [7].
According to this document, for every European emergency
number 112 call, the public telephone network operators
should, initiated by the network, forward (push) to public
safety answering point the best information available on the
location of the caller, to the extent technically feasible. All
location information should be accompanied by an identi-
fication of the network from which the call originated.
The second level includes documents directly addressing
the eCall. Currently, the eCall project is defined only in the
optional/additional documents of the European Commis-
sion (e.g., communications, recommendations, programs,
etc.) but it is not described in the obligatory EU low level
acts (e.g., directives).
6.1. The EU Regulations Regarding the eCall Project
In communication from the Commission to the Council
and the European Parliament [8], the eCall is presented as
a project of emergency call initiated from the vehicle based
on E112 with delivery of precise location information to the
PSAP.
In the next EC communication [9], the eCall project was
presented as a part of i2010 strategy and an element
of information society included in the Intelligent Vehicles
project. Moreover, the scope of the eCall functionality, pos-
sibility of integration with 112 and eCall deployment plan
by 2009 as well as responsibility of the DG eCall, a list of
the stakeholders involved in eCall and precise obligations
for Member States was given.
In the third EC communication, a summary of introduc-
tion of a single European emergency call number as well
as eCall in particular Member States was done [10]. The
purpose of this document was mobilization of the Member
States and branch environment to accelerate deployment of
the eCall project. Moreover, it was focused on the influence
of the Member States on adoption of a PSAP to handle the
eCall and signing of the MoU by all EU Members.
In communication [11], EC is considering three possible
policy options for progress of the eCall deployment:
– not intervening and leaving the introduction to market
forces;
– supporting voluntary introduction by industry;
– mandating introduction through regulatory measures.
One of the regulatory measures, which EC will plan to
take in 2010, is a recommendation to the Member States
targeting MNO on the transmission of eCall, including
MSD from the in-vehicle system to the PSAP. The sec-
ond is a proposal for a regulation under the vehicle type-
approval legislation [12] for the mandatory introduction
of the in-vehicle part of the eCall service in new type-
approved vehicles in Europe starting with certain categories
(i.e., first in passenger cars and light commercial vehicles
(categories M1 and N1) for which an appropriate trigger-
ing mechanism exist, and later in other vehicle categories).
The last is the assessment of a potential regulatory mea-
sure for the necessary upgrading of the PSAP infrastructure
required for proper receipt and handling of eCalls, in the
framework of the proposed directive on the deployment of
intelligent transport system (ITS) in Europe.
Paralelly to the above mentioned EC deliverables, other
documents have been also elaborated and published. One
of them was report on road safety [13] accepted by the
European Parliament in April 2006 that indicates, e.g., on
the costs regarding eCall, especially costs level from point
of view of vehicle manufacturers. In June 2008 the Eu-
ropean Parliament accepted the intelligent car report [14].
The main issue of this report is a problem concerning the
introduction of eCall, especially in the context of the pilot
tests performed in 2007–2008 and the signing of MoU by
selected Members States.
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In December 2008, the EC adopted the ITS action
plan [15], in which support for eCall deployment is treated
as one of EU actions. In the same time was adopted the ITS
directive proposal, which provides for a legal instrument
(i.e., a regulatory committee) to impose measures on the
Member States, notably for the “harmonized introduction
of pan-European aCall” [16]. Moreover, an announcement
of the final version of standards necessary for deployment
of eCall as well as the proposals of new regulations for
introduction eCall project was given.
6.2. Voluntary Character of the eCall Project
Analyzing the documents elaborated by EC one can say
that currently participation in the eCall project is volun-
tary. This note regards all stakeholders involved in eCall
project – the Member States, the automotive industry, the
mobile and fixed telecommunication industry, the public
emergency authorities, the public social security, automo-
bile clubs, etc. The Member States were only obliged to
meet the requirements related to the emergency call num-
ber E112. They should apply harmonized conditions and
principles to the provision of caller location information
to emergency services for all calls to the single European
emergency call number 112. Moreover, they should en-
able to make emergency calls using the single European
emergency call number 112 and other national emergency
number as well as to make all calls free of charge and
without having to use any means of payment. The Mem-
ber States should also provide that emergency calls should
be routed to, and handled within, the appropriate emer-
gency control centre. For each emergency call for which
the subscriber number has be identified, the public tele-
phone network operators should provide the capability to
public safety answering points and renewing the location in-
formation through a call back functionality for the purpose
of handling the emergency. The whole of eCall project has
been defined as a pan-European public-private partnership,
what means that this project has a voluntary character.
6.3. Legal Situation of the eCall Project in the Member
States
The EC periodically controls how the obligations concern-
ing handling emergency to the E112 are met by the Member
States, but for the eCall project the EC monitors progress
only in the countries which have signed MoU.
Currently, 15 Member States have signed the eCall MoU:
Austria, Czech Republic, Cyprus, Estonia, Finland, Ger-
many, Greece, Italy, Lithuania, Netherland, Portugal, Slove-
nia, Spain, Sweden and Slovakia as well as Norway, Suisse
and Iceland. The six countries have announced willing-
ness to sign shortly (e.g., Belgium, Bulgaria, Luxemburg,
Poland, Romania and Hungary). With their signature, they
commit themselves to actively support the timely imple-
mentation of the pan-European in vehicle emergency call
system. The Member States that have not signed MoU
inform EC about studies and analysis conducted by the ap-
propriate public administration units or the interested insti-
tutions.
The EU countries that launched the eCall project have
adopted their own implementation approaches. In France
the eCall project is developing based on SMS communi-
cations instead of eCall data transfer – in band modem
solution. Due to different priorities concerning develop-
ment of emergency call system the UK is not interested in
the eCall project in a form defined by the EC.
In each country being MoU signatory the structure of the
eCall project management is different. Generally, the unit
responsible for eCall project is an appropriate minister
(e.g., minister of transport) as well as some central ad-
ministration organ. Moreover, for purposes of the project
the operational coordinator is indicated (e.g., PSAP admin-
istrator, trust of interested stakeholders, etc.). The govern-
ments of the Member States nominate their delegates to the
eSafety Forum and to the eCall Driving Group.
In all the European countries the eCall project has mixed
public-private partnership character. On the side of pri-
vate institutions the project is introduced on the voluntary
basis. In no country participation in the eCall project by
players that are necessary to implementation of the eCall
(e.g., vehicle manufacturers, telecom operators, etc.) is not
obligatory. The same principle holds for the eCall users –
the plans concerning obligatory participation in the eCall
do not exist for them.
6.4. Legal Situation Regarding eCall Project in Poland
Polish law was adjusted in 2008 to enable implementation
of regulations of directive on electronic communications
concerning the emergency calls [17]. It was possible due
to change of the telecommunications law as well as the law
on state medical rescue. According to these new regula-
tions the network operators are obliged to ensure that emer-
gency call routed to 112 will be delivered to the appropriate
PSAP. From 31 December 2010 calls may be delivered to
other subjects that were chosen to perform PSAP role by
regional administrative authority (governor of a province).
Moreover, network operators were obliged to pass the infor-
mation related to location of network terminations initiating
calls to number 112 to the Polish telecom regulator (UKE).
Mobile network operators should pass these informations in
real time. Management of data base with location informa-
tion and other user’s data is the responsibility of president
of UKE. Moreover, The regulation of the Ministry of In-
terior Affairs and Administration (MSWiA) of 17 Septem-
ber 2007 on the detailed organization of PSAP was pub-
lished; it includes, e.g., the requirements for equipment and
functionality of PSAPs.
Thanks to these changes the Polish law is currently adjusted
to the EC recommendation mentioned above. It doesn’t
mean however that full practical solutions included in this
recommendation were implemented in Poland. It should
be noted that no separate regulation for the eCall exists in
Poland. Generally, the Polish government supports initia-
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tive to build electronic system to inform emergency services
about road accidents.
7. Conclusion
The EC recommendations and requirements for the pan-
European eCall already exist. Part of the standardiza-
tion works concerning some technical problems for eCall
reaches final versions, e.g., ETSI requirements for commu-
nications of citizens with authorities/organizations in case
of distress (e.g., for emergency call handling) and 3GPP
requirements for eCall data transfer based on an in-band
modem solution.
Several problems are still waiting to be addressed and
solved. One of them is a question whether a subscriber
identity module (SIM) card is required for the eCall set up.
About half of the Member States are in favor and a half are
against. In this situation the analysis of cost of SIM man-
agement versus business case should be performed. Based
on the results of that estimation an appropriate solution
should be selected, for example – provide “eCall flag” and
allow in-vehicle emergency calls in all European States, ei-
ther with or without a SIM. It may be also allowed to use
basic low-cost eCall devices without a SIM or provide an
ad hoc low cost eCall SIM. Moreover, it is possible to se-
lect solution with one SIM number for all vehicles as no
ID is needed.
The second problem is related to the “eCall flag”. Accord-
ing to an opinion of the stakeholders involved in project,
the “eCall flag” is needed and it should be included in the
update of the telecommunications regulations (USD).
The next one is embedded or brought-in/nomadic IVS.
The embedded solution provides reliability and robust-
ness. The brought-in solution may not be reliable or robust
enough in all electrical and mechanical environments but
allows bundling with other services, solves life-time issue
as well as SIM management. The stakeholders suggest sup-
port of a dual architecture with built-in safety and security
functions and all other possibilities via telematics termi-
nal, e.g., high end: built-in, lower end: nomadic.
Other identified problems regard PSAP workload, elabora-
tion of standards for MSD transmission, privacy, etc. Al-
though an emergency service center can act as a filter,
it may cause delay, while allowing calls directly could in-
crease PSAP workload.
The eCall as a standard in all cars can spearhead upgrade
of the emergency services in Europe. An authoritative Eu-
robarometer study investigated users’ attitudes towards in-
telligent vehicle safety systems in Europe finding that over
70% of the respondents in the EU want to have eCall in
their car.
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Paper ID-Based Digital Signatures
with Security Enhanced Approach
Jacek Pomykała
Abstract—In the paper the ID-based digital signatures with
signer’s protection in case of the private key compromising is
investigated. The proposed protocols have two main ingredi-
ents. First is the application of the credential system for the
suitable verification key approval. Second is the application
of the subliminal channel together with the interactive gen-
eration of the secret key, to obtain the increased resistance
of the system against the powerful adversary. The particular
interest was turned towards the significance of the deniable
encryption in creation of the corresponding protocols.
Keywords—cryptography, deniable encryption, ID-based
schemes.
1. Introduction
The critical point joining the functionality of the digital
signatures is the management and authentication of the cor-
responding public keys. The potential way of cheating of
(certiﬁcated) public key causes the risk that the identity of
the user may be stolen. The concept of the ID-based public
key cryptography introduced by Shamir implied the signif-
icant simpliﬁcation of the corresponding management and
authentication process.
In this concept the role of public key has been replaced
by the user identity on the network (user-ID) like e-mail
address, phone number, etc. More precisely there is the
secret key of the private key generator (PKG), called the
master key that is involved in the creation of the entity’s
secret key sk = sk(ID,s), by means of some trapdoor func-
tion. In order to keep the consistency, the public key Ω of
PKG (known by each entity) should be related to the secret
key sk(ID,s), so that the proof of knowledge of sk(ID,s)
could be checked by any veriﬁer with the aid of Ω.
When comparing with the certiﬁcate based cryptosystems
the elimination of the public key certiﬁcates results here
with the evident drawback. It implies that PKG knows
the user secret key sk(ID,s). Moreover, loosing the mas-
ter key s would compromise the secret keys of all enti-
ties. This obstacle make favorable the application of the
ID-based schemes only in the systems with intermediate
level of security.
In this paper we will encounter this problem suggesting
some further ideas towards enhancing the security of some
ID-based signature schemes. The ﬁrst idea is to include in
the entity’s secret key its private part k generated by the
user. The corresponding public part K sent in advance to
PKG allows him to approve the corresponding veriﬁcation
key vk = vk(ID,K) related to Ω. As a result, in the sub-
sequent step the signer is able to compute the new secret
key sk = sk(ID,s,k) related to the suitable veriﬁcation key.
Such general scheme is described in Section 6.
Many ID-based signature schemes use a random parame-
ter r in the signature generation process. This admits to
hide the suitable private value k in the corresponding pseu-
dorandom value r = r(m,k). Certainly the corresponding
commitment R = R(r,m, ID,Ω,K) depends implicitly on k.
Recovering this dependence allows the suitable party T
(sharing the key k with the signer) to read the hidden (in the
subliminal channel) information, with the aid of some trap-
door information t (known only by T ). Since R is a one
way function of r, its extraction from R is rather unrealistic
task. We will show that the one-wayness may be replaced
by the suitable trapdoor function depending on the param-
eters k and t that allows to recover the hidden information
by the trustee from the corresponding signature Sig.
The above idea can be further enhanced in order to protect
the signer against quite powerful adversary (that forces the
signer to unveil his secret key sk = sk(ID,s,k)). We assume
that r = r(m,k,ρ) with a random value ρ and the value
of k that can be veriﬁed only on the basis of some trapdoor
information t known only by T . In case of attack the signer
show the “fake” values k′ and ρ ′ instead of k and ρ leading
to the same value r = r(m,k′,ρ ′).
Therefore the signer, when forced to unveil the signature
parameters is able to get persuaded the adversary to believe
that all of them have a real-looking data. Concluding, any
veriﬁer (except T ) is not able to distinguish between the
random r and a pseudorandom r(m,k,ρ) even if he knows
the signer secret key sk(ID) = sk(ID,s,k). The resulting
signature is to be called the deniable signature.
To construct the suitable pseudorandom function, the no-
tion of deniable encryption r = Eden(h(m,k)) is applied
similarly as in [1], with h being the secure hash func-
tion. The corresponding trapdoor information t applied in
the decryption algorithm D, allows the trustee to check if
Dt(r) = h(m,k). On the other hand, even the signer (who
does not known the trapdoor value t) is not able to ﬁnd
the evidence if a given pseudorandom value has actually
the form r = Eden(h(m,k)). Hence the deniable signature
protects the signer against the coercion attack when the ad-
versary demands him to unveil the secret key sk = sk(ID)
and the corresponding pseudorandom parameters. The suit-
able protocol is constructed in Section 8. Summing up we
are able not only to extend the basic ID-based signature
scheme against the compromising the PKG master key s,
but also the signer private key sk = sk(ID,s,k) when being
coerced by the adversary. Throughout the paper we will
illustrate the related ideas on digital signatures with secu-
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rity based on hardness either of the factorization problem
or the computational Diﬃe-Hellman problem in the gap
Diﬃe-Hellman groups (GDH groups).
2. Related Work
The ID-based cryptosystems were introduced by
Shamir [2]. The idea of gap Diﬃe-Hellman group
based on the Weil pairing has its origin in the paper [3].
Boneh and Franklin [4] have proposed the ﬁrst provably
secure ID-based cryptosystem relating to GDH groups.
In [5]–[7] the ID-based digital signatures from the gap
Diﬃe-Hellman groups were given. The proxy ID-based
digital signature with derandomized Weil pairing computa-
tion was proposed in [8]. The general concept of transform-
ing the standard signature schemes into the correspond-
ing identity-based signatures (IBS) was the subject of pa-
per [9].
In this paper we investigate the extensions of ID-based sig-
nature schemes having in mind the security requirements.
The suitable improvements are based on the idea of sub-
liminal channels investigated by Simmons [10] and applied
in [11] for IBS scheme from the bilinear pairing. This
approach was enhanced in [1] for the standard (certiﬁcate-
based) signature schemes, referring to the concept of deni-
able encryption [12], [13].
The approach developed here deals with the ID-based dig-
ital signatures of the suitable form. We start from the stan-
dard IBS schemes and investigate the subsequent improve-
ments by adding some “space” for the subliminal transfer
and applying subsequently the concept of deniable signa-
ture.
The development is illustrated on the standard IBS schemes
referring to [14] and [15]. At ﬁrst we propose the exten-
sion of the standard IBS by including the signer private
part to the secret key sk(ID) and the corresponding ap-
proval by PKG (c.f. [16], [17]). Next we investigate the
deniable encryption idea in standard signatures [1] to make
the relevant transformation to IBS with the suitable security
requirements.
3. Gap Diﬃe-Hellman Groups
and Weil Pairing
Let G = (G,+) be a group of prime order q and P, Q be any
nontrivial elements of G. The discrete logarithm problem
(DLP) in G may be stated as follows:
Find a ∈ Zp such that aP = Q.
Let us formulate the following related problems.
• The computational Diﬃe-Hellman problem (C-DH) –
given the triple (P,aP,bP) ﬁnd the element abP.
• The decisional Diﬃe-Hellman problem (D-DH) –
given a quadruple (P,aP,bP,cP) decide whether
c = ab(mod q) (in which case we shall write that
(P,aP,bP,cP) = DH).
We call the group G = (G,+) a gap Diﬃe-Hellman (GDH)
group if (roughly speaking) the D-DH problem is compu-
tationally easy, while the C-DH problem is hard.
Let us recall brieﬂy the construction of the gap Diﬃe-
Hellman group based on the elliptic group structure ap-
plying the Weil pairing [4]. Let E be an elliptic curve over
a ﬁnite ﬁeld K of characteristic p and let n an integer not
divisible by p. Denote by cl(K) the algebraic closure of K.
It can be shown that the group E[n] of n-torsion points
of E/cl(K) is isomorphic to Zn ×Zn. The Weil pairing is
a map
e : E[n]×E[n]→ cl(K)∗,
satisfying the following properties:
– alternation: for all P,Q ∈ E[n], e(PQ) = e(QP)−1;
– bilinearity: for any P,Q,R ∈ E[n] we have e(P +
Q,R) = e(P,R)e(Q,R);
– non-degeneracy: if P ∈ E[n] is such that for all Q ∈
E[n], e(PQ) = 1, then P = O;
– computability: there exist an eﬃcient algorithm to
compute e(P,Q) for any P,Q ∈ E[n].
We now turn our attention to a more concrete situation. Let
p be prime, a ∈ Z∗p. Consider the elliptic curve E over Fp
and the map Φ : E/cl(Fp) → E/cl(F p) deﬁned by
E : Y 2 = X3 + a,Φ(O) = O; Φ(x,y) = (ζx,y),
where
ζ ∈ F∗p2\{1},ζ 3 = 1, p = 2 (mod 3)
or
E : Y 2 = X3 + aX ,Φ(O) = O; Φ(x,y) = (−x, iy),
where
i ∈ F∗p2 , i
2
= −1, p = 3 (mod 4).
One can easily check that Φ is an automorphism. Pick up
a point P ∈ E/Fp of prime order q,q|p + 1 = card E/Fp.
Then E[q] = 〈P, Φ(P)〉. We deﬁne the modiﬁed Weil pair-
ing eˆ by
eˆ : G×G → G′, eˆ(R, S) = e(R,Φ(S)),
where
G1 = 〈P〉, G′ = F∗p2 .
It easy to show that for every R∈ 〈P〉 such that eˆ(R, P) = 1,
we have R = 0. It is known that the C-DH problem in G
is hard (cf. [4]), but as it is shown in [18] not harder
than the DLP in G′. The existence of Weil pairing implies
directly that D-DH problem is easy in G. The randomized
algorithm computing the Wail pairing was ﬁrst proposed
in [19]. The corresponding derandomized algorithm was
shown in [8]. In what follows we will consider the bilinear
structure (G,G′,e,P) with G,G′ and P as deﬁned above and
e being the suitable modiﬁed Weil pairing.
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4. ID-Based Signature Schemes
The standard ID-based signature scheme considered in this
paper is the tuple: IBS = (Setup, Extract, Sign, Verify).
The corresponding algorithms are described below:
Setup of the system
The algorithm takes as input the security parameter and
returns the description of the system, algebraic structure,
the suitable hash functions and the pair (s,Ω), where s is
the master key and Ω the corresponding PKG-public key.
Extract
Given the user identity (ID), PKG computes and sends
(by a secure channel) the corresponding secret key for the
signer sk(ID) = sk(ID,s).
Signing
Having as input the message m, the secret key sk(ID) and
a random element r, the signer computes the signature of
m : Sig = [m,R,σ ], where R = R(m,r, ID) is the suitable
commitment of r and σ = σ(m,r,sk(ID)).
Verification
Any entity (veriﬁer) having as input the signer identity ID,
the signature Sig and PKG-public key Ω outputs “accept”
or “reject” according to the veriﬁcation process.
As an example we give the ID-based signature scheme from
G-DH groups proposed in [7] (see also [15]), which will
be the initial bilinear pairing based protocol for the further
improvements.
Example 1: ID-based signature schemes from bilinear
pairing
The protocol (IBSBP) consists of the following algorithms:
Setup of the system
Having as input the security parameter, it returns:
the bilinear structure (G,G′,P,e), the pair (s,Ω = sP) and
the suitable hash functions h and Q
h : {0,1}∗ → Zq,
Q : {0,1}∗ → G.
Extract
Private key generator takes as input the identity ID of the
user and returns the secret key sk(ID) = sQ(ID).
Signing
Given a message m∈ {0,1}∗ the signer generates a random
r ∈ Zq and computes the signature of m : Sig = [m,R,σ ],
where R = rP and σ = rΩ + h(m,R)sk(ID).
Verification
To verify the signature [m,R,σ ] any user checks if e(P,σ) =
e(Ω,R + h(m,R)Q(ID)).
5. Strong ID-Based Signature Scheme
In this section the enhance the IBS scheme to protect the
signer against the compromising of the PKG master key s.
This is due to the additional interactive protocol between
the user U and PKG. The user generates a random (secret) k
and the corresponding commitment K sends to PKG. This
is the input for PKG to compute the suitable (public) ver-
iﬁcation key vk and the corresponding secret part for the
signer. Consequently, the signer computes the ﬁnal secret
key sk = sk(k,s, ID) not available for PKG. The protocol
SIBS consists of the following algorithms: SIBS = (Setup,
U-PKG, PKG-U , Keygen, Sign, Verify).
Setup
Having as input the security parameter, the algorithm re-
turns the descryption of the system with the suitable hash
functions and the pair (s,Ω).
U-PKG
The signer U having as input the identity ID and Ω, gen-
erates the random secret key k = kID and publish the cor-
responding commitment K = K(k, ID,Ω).
PKG-U
PKG having as input the master key s and K computes
and publish the veriﬁcation key vk = vk(s, ID,K) and the
corresponding secret part sPKG−U sends to the signer by the
secure channel.
Keygen
The signer U having as input the private value k = k(ID)
and the secret part sPKG−U computes the secret key skU =
skU (k,sPKG−U) relating to the veriﬁcation key vk(s, ID,K).
Sign
The signer having as input the message m and the secret
key skU computes the suitable signature Sig= Sig(m,skU ).
Verify
Any entity having as input the signature and the ver-
iﬁcation key vk = vk(ID,K,Ω) returns as output: ac-
cept or reject according to the veriﬁcation process.
Example 2: Strong bilinear pairing based signature
with credential delegation
Referring to Example 1 the above protocol is speciﬁed as
follows:
Setup
Having as input the security parameter the algorithm returns
the bilinear structure (G,G′,e,P), the master key s ∈ Zq
together with PKG-public key Ω = sP and suitable hash
functions h,H and Q as below:
h : {0,1}∗ → Zq,
H : G → G,
Q : {0,1}∗ → G.
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U-PKG
The algorithm is performed by the signer. Having as in-
put P and random element k ∈ Zq the value K = kP is
computed and sent to PKG.
PKG-U
Having as input the master key s and the pair: (K,ID),
PKG computes the credential approval sH(vk) = sH(kΩ) =
sH(ksP) = sH(sK), the corresponding secret part sQ(ID)
and send them to the signer.
Keygen
The algorithm is performed by the signer. Having as input
the tuple (k,sQ(ID)) the signer computes the secret key
sk = sk(ID,k,s) = ksQ(ID)
Sign
The algorithm is performed by the signer. It has as in-
put the message and signer’s secret key sk = ksQ(ID) and
returnes the signature: [Sig,vk(ID), sH(vk(ID))], where
vk(ID) = kΩ, Sig = [m,R,σ ], with R = rP and σ =
r[vk(ID)]+ h(m,R)sk(ID).
Verify
The algorithm is performed by any veriﬁer. First he
checks the credential: (vk(ID),sH(vk(ID)) using the
PKG-public key Ω. The credential is accepted provided
e(H(vk(ID)),Ω) = e(sH(vk(ID)),P). If so he veriﬁes the
signature returning “accept” as output provided e(P,σ) =
e(vk(ID), R + h(m,R)Q(ID)).
Example 3: Strong Fiat-Feige-Shamir ID-based
signature scheme
The above protocol is the tuple: SFFSIBS = (Setup,
PKGKeygen, U-PKG, PKG-U , Keygen, Sign, Verify) and
is speciﬁed as follows:
Setup
Having as input the security parameter the algorithm returns
the ring Zn, the secure hash functions: g,H : {0,1}∗ → Zn
with n to be speciﬁed latter on and the pair (s,Ω) =
((p,q), pq), where p, q are random prime numbers of suit-
able size.
U-PKG
Having as input the identity ID of the signer, the algorithm
returns the private key k = (p′,q′) and the corresponding
commitment K = p′q′.
PKG-U
The algorithm is performed by PKG. Having as input
the triple (ID,Ω,K) and the master key s = (p,q), it re-
turns the veriﬁcation key vk = vk(ID,K,Ω) = (v1,v2, . . . ,vl)
mod KΩ, with v j = H(ID‖ j) and the secret value sPKG−U =
(s′1, . . . ,s
′
l) satisfying the equalities (s
′
j)
2
= v j mod Ω, j =
1,2, . . . , l. The secret value sPKG−U is sent to the signer by
the secure channel. Here H is the given hash function with
the corresponding value of n being equal to KΩ.
Keygen
Having as input the value of sPKG−U and k =
(p′,q′) the signer computes the secret key sk =
sk(ID,k,s) = (s1, . . . ,sl), satisfying the inequalities (s j)2 =
v j mod KΩ, j = 1,2, . . . , l.
Sign
The algorithm has as input the message m, secret key sk =
(s1, . . . ,sl) and a random element r ∈ ZKΩ. As an output it
returns Sig = [m,R,σ ]. Here σ = r(sb11 , . . . ,s
bl
j ) with R =
(b1, . . . ,bl) and b j( j = 1,2, . . . , l) are the subsequent bits of
g(m,U), with U = r2 mod KΩ, where g is the given hash
function with the corresponding value n = KΩ.
Verify
Having as input the message the signature Sig = [m,R,σ ]
and the veriﬁcation key vk = vk(ID,K,Ω) the algorithm
outputs “accept” provided σ2(vb11 ,v
b2
2 , . . . ,v
bl
l )
−1 mod KΩ
is equal to U ′, such that g(m,U ′) has the subsequent bits
equal to b j, j = 1,2, . . . , l.
6. T-Shared Key ID-Based Signature
Scheme (T -SKIBS)
Some types of digital signatures require the presence of the
selected third party in the veriﬁcation process (see, eg., [20]
and [21] – relating to the IBS schemes from bilinear pair-
ing). We recall that we consider the signatures of the form
Sig = [m,R,σ ], where R denotes the suitable commitment
of the pseudorandom element r = r(m,k, ID) involved in the
generation of σ . Now we will create the relevant sublim-
inal channel to hide in R the information readable only
for some third party T that shares the secret key k with
the signer U . We assume that R is the commitment of
r derived by the application of one-way (trapdoor) homo-
morphism Φ and H is a suitable hash function with the
image included in the domain of Φ. The general scheme
is the following: T -SKIBS = (Setup, ShareU-T , Extract,
Sign, Verify, Verify*), where the algorithms are described
as follows:
Setup
Having as input the security parameter, the corresponding
algebraic structure, the suitable hash functions and the pair
(s,Ω) are given as output.
ShareU-T
This is an interactive protocol between the signer U and
the trustee T , at the end of which the secret shared key k
is computed.
Extract
The algorithm is performed by PKG. It takes as input the
pair (ID,s) and outputs the secret key of the signer sk =
sk(ID,s).
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Sign
The input is the tuple (m,k,sk(ID),r), where r =
H(m,k,Ω). The output is the signature that has the form
Sig = [m,R,σ ], where σ = σ(m,k,sk(ID),r).
Verify
The algorithm is performed by any entity. Having as input
the signature Sig and the PKG-public key Ω. The algorithm
outputs “accept” if σ is consistent with the pseudorandom
parameter R and the message m.
Verify*
The algorithm is performed by the trustee T . Having as
input the tuple (σ ,k,Ω), the output is “accept” provided R
is consistent with the value of Φ(H(m,k)).
The algorithm Verify* provides us with the additional pro-
tection of the signer against the compromising of the secret
key sk = sk(ID), since it is no more equivalent to loosing
the identity of the signer.
Example 4: T-shared key ID-based signature with
bilinear pairing
Let (G,G′,e,P) be a bilinear structure and Φ : Zq → G be
the corresponding additive one-way group homomorphism.
We let R = Φ(r) and H : {0,1}∗ → Zq be the suitable hash
function. Using this speciﬁcation for the protocol from
Section 4, we see that the suitable changes will concern
only the algorithms: Sign, Verify and Verify*. Namely
the signer selects a random r′ ∈ Zq and computes the com-
mitment R′ = r′P. Next he computes r′′ = H(m,k,R′) and
the generated signature has the form: Sig = [m,R′,r′′,σ∗],
where σ∗ = σ(m,sk(ID),r′ + r′′). The veriﬁcation algo-
rithm (Verify) is actually the same as in the basic scheme
with the commitment R replaced by R′+R′′. The additional
(strong) veriﬁcation (algorithm Verify*) checks if actually
Φ(H(m,k,R′)) = R′′.
The additional information r′′ (superﬂuous for any veriﬁer
except T ) is just the “hint” for the trustee to decide if the
signature was generated by the authorized signer or not
(algorithm Verify*).
7. Strong T -Shared ID-Based Signature
Scheme (ST-SIBS)
Joining the concept of T -shared key (Section 6) with the
extended communication (U-PKG, PKG-U) between the
signer and PKG (Section 5) we arrive at the following
protocol: ST-SIBS = (Setup, ShareU-T , U-PKG, PKG-U ,
Keygen, Sign, Verify, Verify*).
Setup
Having as input the public data, the algorithm returns the
corresponding algebraic structure suitable hash functions
and the pair (s,Ω).
ShareU-T
This is an interactive protocol between the signer U and
the trustee T , at the end of which the secret shared key κ
is computed.
U-PKG
The signer U having as input the identity ID and Ω, gen-
erates the random secret key k = kID and publish the cor-
responding commitment K = K(k, ID,Ω).
PKG-U
PKG having as input the master key s and K computes
and publish the veriﬁcation key vk = vk(s, ID,K) and the
corresponding secret part sPKG−U sends to the signer by the
secure channel.
Keygen
Having as input the private value k = k(ID) and the se-
cret part sPKG−U the signer U computes the secret key
skU = skU (ID,k,sPKG−U) relating to the veriﬁcation key
vk(s, ID,K).
Sign
Having as input the message m, the secret key skU and the
corresponding pseudorandom value r = r(m,k) the signer
computes the suitable signature Sig = [m,R,σ ], where σ =
σ(m,k,r,skU ) and R = R(m,k,r,Ω) is the corresponding
commitment of r.
Verify
Any entity having as input the veriﬁcation key vk =
vk(ID,K,Ω) and signature Sig returns as output accept or
reject according to the veriﬁcation process.
Verify*
Having as input the tuple (σ ,κ ,Ω), the trustee (T ) outputs
“accept” provided R is consistent with the value of Φκ(m)
and “reject” otherwise.
The validity of the signature is checked by two kind of
veriﬁcation-weak veriﬁcation which can be made by any
entity and strong veriﬁcation performed only by the trustee.
The secret key of the signer sk(ID) = sk(ID,sPKG−U ,k) is
computed with the aid of PKG master key s and the secret
key κ shared with T . Therefore neither PKG nor T is able
to forge the signature. Moreover, even in the case when
the secret key sk(ID) is compromising (but not the shared
key κ), trustee can still distinguish between the signature
generated by the real signer and the forger. This is due
to the algorithm Verify* in the above protocol. Below we
show the suitable example based on the Fiat-Feige-Shamir
signature.
Example 5: Strong FFS T-shared key ID-based
signature scheme
The protocol follows the above steps with the suitable spec-
iﬁcations (see Example 3), i.e., SFFST-SKIBS = (Setup,
ShareU-T, U-PKG, PKG-U , Keygen, Sign, Verify, Verify*).
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The only changes when compared with Example 3 concern
the additional algorithms ShareU-T, Verify* and the suit-
able modiﬁcation in algorithm Sign (related to the depen-
dence of the pseudorandom value r on the shared key κ).
Namely:
ShareU-T
The signer (U) and trustee (T ) proceed the interactive pro-
tocol which outputs the shared secret key κ .
Sign
The algorithm takes as input the message m, secret key sk =
(s1, . . . ,sl) and a random element r
′
∈ ZΩ. Applying the
chineese remainder theorem we compute r mod KΩ : r =
h(m,κ) mod K and r = r′ mod Ω. As an output it returnes
Sig = [m,R,σ ]. Here σ = r(sb11 , . . . ,s
bl
l ) mod KΩ, where
R = (b1, . . . ,bl) and b j( j = 1,2, . . . , l) are the subsequent
bits of g(m,U), with U = r2 mod KΩ and g being the
suitable hash function g : {0,1}∗ → Zn(n = KΩ).
Verify*
The trustee applying the veriﬁcation key vk =
vk(ID,K,Ω) = (v1,v2, . . . ,vl) mod KΩ computes ﬁrst
the value r2 mod KΩ then using the secret value
k = (p′,q′) corresponding to the commitment K computes
the square root r mod K and check if r = h(m,κ), where
κ is the secret key shared between the signer and trustee.
8. Deniable T -Shared Key ID-Based
Signature (DT-SKIBS)
The signature scheme considered in Section 7 has the fol-
lowing (sometimes undesired) properties:
– the same message signed twice has the same signa-
ture;
– given the valid signature (satisfying both algorithms
Verify and Verify*) the signer can check (prove an-
other party) that the signature satisﬁes indeed the
strong veriﬁcation algorithm.
The second property might be used by the adversary in
the so called coercion attack considered in the context of
an encryption process in [12]. Suppose that the sender
encrypts the message and sends it to the receiver. After
some time the sender can be coerced by an adversary to
give up the plaintext message together with the random
choices involved in the encryption process. We can pose
the question: can the sender protect himself against such an
attack? The original idea of translucent sets applied in [12]
was then exploited in [13] to give the more practical so-
lution. Here we adopt the idea of deniable encryption in
the context of the signature schemes that allows to avoid
the above weakness. The idea is as follows. We let the
pseudorandom element r be depending on some “random”
factor ρ , so that for any ﬁxed m,κ ,κ ′ and ρ , there exists
a corresponding ρ ′ satisfying r = r(m,κ ,ρ) = r(m,κ ′,ρ ′).
In the case of the coercion attack the signer could recover
the “fake” value κ ′ still keeping the real value of κ secret.
This idea was investigated in [1] in the case of the certiﬁ-
cate based signature schemes. Below we adopt it for the
ID-based signature schemes. In the following protocol we
incorporate the deniable encryption aﬀecting merely the al-
gorithms ShareU-T, Sign and Verify* in the above ST-SIBS
scheme. The corresponding protocol runs as follows:
Setup
Having as input the security parameter the algorithm re-
turns the corresponding algebraic structure of the system to-
gether with the suitable hash function h : {0,1}∗→{0,1}∗,
and the pair (s,Ω).
ShareU-T
In this part the suitable deniable encryption function Eden :
Zn → Zn and the corresponding decryption function Dt :
Im(Eden) → Zn are deﬁned. Moreover, the signer and
trustee (T ) compute the shared secret key κ , while the cor-
responding trapdoor information t is known only for T .
U-PKG
The signer U having as input the identity ID and Ω, gen-
erates the random secret key k = kID and publish the cor-
responding commitment K = K(k, ID,Ω).
PKG-U
PKG having as input the master key s and the commit-
ment K computes and publish the veriﬁcation key vk =
vk(s, ID,K) and the corresponding secret part sPKG−U sends
to the signer by the secure channel.
Keygen
Having as input the private value k = kID and the se-
cret part sPKG−U the signer U computes the secret key
skU = skU (ID,k,sPKG−U) relating to the veriﬁcation key
vk(s, ID,K).
Sign
Having as input the message m the secret key skU and
the pseudorandom value r = Eden[h(m,κ ,ρ)] the suitable
signature Sig = [m,R,σ ], with σ = σ(m,k,r,skU ) and the
commitment R = R(m,k,r,Ω) of r is computed as output.
Verify
Any entity having as input the veriﬁcation key vk =
vk(ID,K,Ω) and signature Sig returns as output “accept”
if σ is consistent with (m,R) or “reject” otherwise.
Verify*
Having as input the tuple (t,σ ,κ ,Ω) the trustee (T ) outputs
“accept” provided the (t,k)-“trapdoor” inverse of R agrees
with h[(m,κ)] and “reject” otherwise.
Below we illustrate the above protocol using the standard
ID-based signatures given in [7] and [14].
Example 6: Deniable T-shared ID-based signature from
bilinear pairing
The protocol consists of the following algorithms: Setup,
ShareU-T, Extract, Sign, Verify, Verify*.
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Setup
Given the security parameter the bilinear structure
(G,G′,e,P), the suitable hash functions h : {0,1}∗ → Zn,
H : Zn → Zq, Q : {0,1}∗ → G and the pair (s,Ω) are re-
turned.
ShareU-T
Here the suitable deniable encryption function Eden :
Zn → Zq and the corresponding decryption function Dt :
Im(Eden)→ Zn are deﬁned. The signer (U) and trustee (T )
compute the shared secret key κ , while the corresponding
trapdoor information t (allowing to decrypt the deniably
encrypted message) is known only for T .
Extract
Having as input the signer identity ID the algorithm returns
the secret key for the signer sk(ID) = sQ(ID).
Sign
The signer selects a random r′ ∈ Zq and computes the com-
mitment R′ = r′P. Next he applies the deniable encryption
algorithm to compute r′′ = Eden[h(m,κ ,R′)]. The signature
is: Sig = [m,R′,r′′,σ ], where σ = (r′ + r′′)Ω + H(m,R′ +
r′′P)sQ(ID).
Verify
Any user checks if e(P,σ) = e(Ω,R′ + r′′P + H(m,R′ +
r′′P)Q(ID)).
Verify*
Using the trapdoor information t the trustee decrypts the
value r′′ and checks if it is equal to h(m,κ ,R′).
Example 7: Strong FFS deniable T-shared key
ID-based signature
Specifying the above general DT-SKIBS scheme with the
SFFST-SKIBS protocol (see Example 5) we obtain the
following protocol SFFSDT-SKIBS = (Setup, ShareU-T,
PKGKeygen, PKG-U , Keygen, Sign, Verify, Verify*). The
corresponding algorithms are as follows:
Setup
Having as input the security parameter the ring Zn together
with the suitable hash functions: H,g,h : {0,1}∗→ Zn (with
the values n = n(H), n = n(g), n = n(h) to be speciﬁed, re-
spectively) and the pair (s,Ω) = ((p,q), pq) with the suit-
able prime numbers p,q are given as output with the image
of h contained in the interval [M,M + K] for the suitable
values of M and K.
ShareU-T
Here the suitable deniable encryption function Eden :
Zn(h) → ZN and the corresponding decryption function
Dt : Im(Eden)→ Zn are deﬁned. The signer (U) and trustee
(T ) compute the shared secret key κ , while the correspond-
ing trapdoor information t (allowing to decrypt the deniably
encrypted message) is known only for T .
U-PKG
Having as input the identity ID of the signer, the algorithm
returns the private key k = (p′,q′) and the corresponding
commitment K = p′q′ is sent to PKG.
PKG-U
The algorithm is performed by PKG. Having as input
the triple (ID,Ω,K) and the master key s = (p,q), it re-
turns the veriﬁcation key vk = vk(ID,K,Ω) = (v1,v2, . . . ,vl)
mod KΩ, with v j = H(ID‖ j) and the secret value sPKG−U =
(s′1, . . . ,s
′
j) satisfying the equalities (s
′
j)
2
= v j mod Ω,
j = 1,2, . . . , l. The secret value is sent to the signer. Here
H is the given hash function with the corresponding value
of n(H) being equal to KΩ.
Keygen
Having as input the value of sPKG−U and k = (p′,q′)
the signer computes the secret key sk = sk(ID,k,s) =
(s1, . . . ,sl), satisfying the inequalities (s j)2 = v j mod KΩ,
j = 1,2, . . . , l.
Sign
The algorithm has as input the message m, secret key sk =
(s1, . . . ,sl) and a random element r
′
∈ ZΩ. Applying the
chineese remainder theorem we compute r mod KΩ : r =
Eden(h(m,κ)) mod K and r = r′ mod Ω (with r belonging
to the interval [M,M + K]). As an output it returns Sig =
[m,R,σ ]. Here σ = r(sb11 , . . . s
bl
l ), where R = (b1, . . . ,bl)
and bl( j = 1,2, . . . , l) are the subsequent bits of g(m,U),
with U = r2 mod KΩ and n(g) = 21+1.
Verify
Having as input the signature Sig= [m,R,σ ] and the veriﬁ-
cation key vk = vk(ID,K,Ω) = (v1,v2, . . . ,vl) mod KΩ, the
algorithm outputs “accept” provided σ2(vb11 ,v
b2
2 , . . . ,v
bl
l )
−1
mod KΩ is equal to U ′, such that g(m,U ′) has the subse-
quent bits equal to b j, j = 1,2, . . . , l.
Verify*
Applying the veriﬁcation key vk = vk(ID,K,Ω) = (v1,
v2, . . . ,vl) mod KΩ the trustee computes ﬁrst the value r2
mod KΩ. Then using the secret value k = (p′,q′) corre-
sponding to the commitment K computes the square root r
mod K and check if Dt(a) is equal to h(m,κ), where κ is the
secret key shared between the signer and trustee, while a is
the unique number congruent to r mod K belonging to the
interval [M,M + K].
9. Concluding Remarks
In the paper we have investigated the possible improve-
ments of the ID-based signature schemes in a successive
way, from the simpler protocols to the more advanced ones.
To increase the clarity of presentation we have illustrated
the ideas by the examples of two basic schemes due to Fiat-
Feige-Shamir (see [14]) and bilinear pairing based protocol
due to X.Yi [7]. The security of the underlying schemes
relies on diﬀerent computational problems namely the inte-
ger factorization problem and C-DH problem in the group
of n-torsion points of elliptic curve over the ﬁnite ﬁeld,
respectively. Both the complexity and security of the ba-
sic schemes were studied in details in the literature. Here
we have focused our attention towards the protection of
the investigated schemes against the risk of compromising
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the private key of the signer and the so called coercion
attack (see, e.g., [1]). The main ingredient applied in this
approach was the construction of the suitable subliminal
channel in the underlying digital signatures.
This channel can be used to protect the signer in case
of force, blackmail, etc. The critical information leaked
subliminally can be read only by the pointed third party
that knows some trapdoor information. The given evidence
prove that some weakness of the ID-based digital signatures
could be overcome by application of the interactive secret
key generation and the idea of the deniable encryption.
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